

ST10F273M

16-bit MCU with 512 Kbyte Flash memory and 36 Kbyte RAM

Features

- High performance 16-bit CPU with DSP functions
 - 50ns instruction cycle time at 40 MHz max CPU clock
 - Multiply/accumulate unit (MAC) 16 x 16-bit multiplication, 40-bit accumulator
 - Enhanced boolean bit manipulations
 - Single-cycle context switching support
- Memory organization
 - 512 Kbyte on-chip Flash memory single voltage with erase/program controller (full performance, 32-bit fetch)
 - 100K erasing/programming cycles.
 - Up to 16 Mbyte linear address space for code and data (5 Mbytes with CAN or I²C)
 - 2 Kbyte on-chip internal RAM (IRAM)
 - 34 Kbyte on-chip extension RAM (XRAM)
 - Programmable external bus configuration and characteristics for different address ranges
 - 5 programmable chip-select signals
 - Hold-acknowledge bus arbitration support
- Interrupt
 - 8-channel peripheral event controller for single cycle interrupt driven data transfer
 - 16-priority-level interrupt system with 56 sources, sampling rate down to 25ns
- Timers
 - 2 multifunctional general purpose timer units with 5 timers
- Two 16-channel capture / compare units
- 4-channel PWM unit + 4-channel XPWM



- 24-channel A/D converter
 - 16-channel 10-bit, accuracy +/-2 LSB
 - 8-channel 10-bit, accuracy +/-5 LSB
 - 4.85µs Minimum conversion time
- Serial channels
 - 2 synch. / asynch. serial channels
 - 2 high-speed synchronous channels
 - I²C standard interface
- 2 CAN 2.0B interfaces operating on 1 or 2 CAN buses (64 or 2x32 messages, C-CAN version)
- Fail-safe protection
 - Programmable watchdog timer
 - Oscillator watchdog
- On-chip bootstrap loader
- Clock generation
 - On-chip PLL and 4 to 12 MHz oscillator
 - Direct or prescaled clock input
- Real time clock and 32 kHz on-chip oscillator
- Up to 111 general purpose I/O lines
 - Individually programmable as input, output or special function
 - Programmable threshold (hysteresis)
- Idle, power down and standby modes
- Single voltage supply: 5 V ±10% (embedded regulator for 1.8V core supply)
- Temperature range: -40 / +125 °C

57

Contents

1	Introduction								
	1.1	Descript	tion						
	1.2	Special	characteristics						
		1.2.1	X-Peripheral clock gating11						
		1.2.2	Improved supply ring						
2	Pin da	ata							
3	Funct	ional de	escription						
4	Memo	ory orga	nization						
5	Intern	al Flash	n memory						
	5.1	Overvie	w						
	5.2	Functior	nal description						
		5.2.1	Structure						
		5.2.2	Module structure						
		5.2.3	Low power mode						
	5.3	Write op	peration						
	5.4	Flash co	ontrol registers description						
		5.4.1	Flash control register 0 low (FCR0L)						
		5.4.2	Flash control register 0 high (FCR0H)						
		5.4.3	Flash control register 1 low (FCR1L)						
		5.4.4	Flash control register 1 high (FCR1H)						
		5.4.5	Flash data register 0 low (FDR0L)						
		5.4.6	Flash data register 0 high (FDR0H)						
		5.4.7	Flash data register 1 low (FDR1L)						
		5.4.8	Flash data register 1 high (FDR1H)						
		5.4.9	Flash address register low (FARL)						
		5.4.10	Flash address register high (FARH)						
		5.4.11	Flash error register (FER)						
		5.4.12	XFlash interface control dummy register (XFICR)						
	5.5	Protection	on strategy						
		5.5.1	Protection registers						

		5.5.2	Flash non-volatile write protection I register low (FNVWPIRL)	. 40
		5.5.3	Flash non-volatile write protection I register high (FNVWPIRH)	. 41
		5.5.4	Flash non-volatile write protection I register low Mirror (FNVWPIRL-m)) 41
		5.5.5	Flash non-volatile write protection I register high Mirror (FVWPIRH-m)	41
		5.5.6	Flash non-volatile access protection register 0 (FNVAPR0)	. 42
		5.5.7	Flash non-volatile access protection register 1 low (FNVAPR1L)	. 42
		5.5.8	Flash non-volatile access protection register 1 high (FNVAPR1H)	. 43
		5.5.9	Access protection	. 43
		5.5.10	Write protection	. 44
		5.5.11	Temporary unprotection	. 44
	5.6	Write c	operation examples	44
	5.7	Write o	operation summary	47
6	Boot	strap lo	ader	48
	6.1	Selecti	on among user-code, standard or selective bootstrap	48
	6.2	Standa	ard bootstrap loader	48
	6.3	Alterna	ate and selective boot mode (ABM and SBM)	49
		6.3.1	Activation of the ABM and SBM	. 49
		6.3.2	User mode signature integrity check	. 49
		6.3.3	Selective boot mode	. 49
7	Cent	ral proc	essing unit (CPU)	50
	7.1	Multipl	ier-accumulator unit (MAC)	51
	7.2	Instruc	tion set summary	52
	7.3	MAC c	o-processor specific instructions	54
8	Exte	rnal bus	s controller	55
9	Inter	rupt sys	stem	56
	9.1	X-Perip	bheral interrupt	58
	9.2	Except	ion and error traps list	60
10	Capt	ure / co	mpare (CAPCOM) units	61
11	Gene	eral pur	pose timer unit	63
	11.1	GPT1		63



	11.2	GPT2
12	PWM	modules
13	Paral	lel ports
	13.1	Introduction
	13.2	I/O's special features
		13.2.1 Open drain mode
		13.2.2 Input threshold control 69
	13.3	Alternate port functions
14	A/D c	converter
15	Seria	I channels
	15.1	Asynchronous / synchronous serial interfaces
	15.2	ASCx in asynchronous mode
	15.3	ASCx in synchronous mode 74
	15.4	High speed synchronous serial interfaces
16	I2C ii	nterface
17	CAN	modules
	17.1	Configuration support
	17.2	CAN bus configurations
		17.2.1 Single CAN bus
		17.2.2 Multiple CAN bus
		17.2.3 Parallel mode
18	Real	time clock
19	Watc	hdog timer
20	Syste	em reset
	20.1	Input filter
	20.2	Asynchronous reset
	20.3	Synchronous reset (warm reset)



	20.4	Software reset
	20.5	Watchdog timer reset
	20.6	Bidirectional reset
	20.7	Reset circuitry
	20.8	Reset application examples 103
	20.9	Reset summary
21	Powe	er reduction modes
	21.1	Idle mode
	21.2	Power-down mode
		21.2.1 Protected power-down mode
		21.2.2 Interruptible power-down mode
	21.3	Standby mode
		21.3.1 Entering standby mode
		21.3.2 Exiting standby mode
		21.3.3 Real time clock and standby mode111
		21.3.4 Power reduction modes summary111
22	Prog	rammable output clock divider
23	Regi	ster set
	-	5161 361
	23.1	Special function registers
	23.1 23.2	
		Special function registers 114
	23.2	Special function registers114X-registers121
24	23.2 23.3 23.4	Special function registers114X-registers121Flash registers ordered by name126
24	23.2 23.3 23.4	Special function registers114X-registers121Flash registers ordered by name126Identification registers126
24	23.2 23.3 23.4 Elect	Special function registers114X-registers121Flash registers ordered by name126Identification registers126rical characteristics129
24	23.2 23.3 23.4 Elect 24.1	Special function registers114X-registers121Flash registers ordered by name126Identification registers126rical characteristics129Absolute maximum ratings129
24	23.2 23.3 23.4 Elect 24.1 24.2	Special function registers114X-registers121Flash registers ordered by name126Identification registers126rical characteristics129Absolute maximum ratings129Recommended operating conditions130
24	23.2 23.3 23.4 Elect 24.1 24.2 24.3	Special function registers114X-registers121Flash registers ordered by name126Identification registers126rical characteristics129Absolute maximum ratings129Recommended operating conditions130Power considerations130
24	23.2 23.3 23.4 Elect 24.1 24.2 24.3 24.4	Special function registers114X-registers121Flash registers ordered by name126Identification registers126rical characteristics129Absolute maximum ratings129Recommended operating conditions130Power considerations130Parameter interpretation131
24	23.2 23.3 23.4 Elect 24.1 24.2 24.3 24.4 24.5	Special function registers114X-registers121Flash registers ordered by name126Identification registers126Identification registers126Absolute maximum ratings129Recommended operating conditions130Power considerations130Parameter interpretation131DC characteristics131Flash characteristics136
24	23.2 23.3 23.4 Elect 24.1 24.2 24.3 24.4 24.5 24.6	Special function registers114X-registers121Flash registers ordered by name126Identification registers126Identification registers126trical characteristics129Absolute maximum ratings129Recommended operating conditions130Power considerations130Parameter interpretation131DC characteristics131



	24.7.2	A/D conversion accuracy
	24.7.3	Total unadjusted error140
	24.7.4	Analog reference pins
24.8	AC cha	racteristics
	24.8.1	Test waveforms
	24.8.2	Definition of internal timing147
	24.8.3	Clock generation modes
	24.8.4	Prescaler operation
	24.8.5	Direct drive
	24.8.6	Oscillator watchdog (OWD) 149
	24.8.7	Phase locked loop (PLL)
	24.8.8	Voltage controlled oscillator 150
	24.8.9	PLL jitter
	24.8.10	PLL lock / unlock
	24.8.11	Main oscillator specifications 154
	24.8.12	32 kHz oscillator specifications
	24.8.13	External clock drive XTAL1 156
	24.8.14	Memory cycle variables
	24.8.15	External memory bus timing157
	24.8.16	Multiplexed bus
	24.8.17	Demultiplexed bus
	24.8.18	CLKOUT and READY170
	24.8.19	External bus arbitration171
	24.8.20	High-speed synchronous serial interface (SSC) timing
Pack	age info	rmation
25.1	ECOPA	CK®
25.2	Mechar	ical data and package dimensions
Orde	rina inf-	vmotion 400
orae	ring info	ormation
Revis	sion hist	ory



25

26

27

List of tables

Table 1.	Pin description	. 14
Table 2.	Summary of IFlash address range	. 21
Table 3.	Flash module address space	. 27
Table 4.	Flash module sectorization (read operations).	. 28
Table 5.	Flash module sectorization (write operations, or ROMS1 = '1')	. 29
Table 6.	Flash control registers summary.	
Table 7.	FCR0L register description	. 31
Table 8.	FCR0H register description	. 32
Table 9.	FCR1L register description	. 34
Table 10.	FCR1H register description	. 35
Table 11.	Bank (BxS) and sectors (BxFy) status bits meaning.	. 35
Table 12.	FDR0L register description	. 36
Table 13.	FDR0H register description	. 36
Table 14.	FDR1L register description	. 37
Table 15.	FDR1H register description	
Table 16.	FARL register description	
Table 17.	FARH register description.	
Table 18.	FER register bits	
Table 19.	XFlash interface control register	
Table 20.	FNVWPIRL register bits	
Table 21.	FNVWPRIH register bits	
Table 22.	FNVAPR0 register bits	
Table 23.	FNVAPR1L register bits	
Table 24.	FNVAPR1H register bits	
Table 25.	Summary of access protection level	
Table 26.	Flash write operations	
Table 27.	ST10F273M boot mode selection	
Table 28.	Standard instruction set summary	
Table 29.	MAC instruction set summary.	
Table 30.	Interrupt sources.	
Table 31.	X-Interrupt detailed mapping	
Table 32.	Trap priorities	
Table 33.	Compare modes	
Table 34.	CAPCOM timer input frequencies, resolutions and periods at 40 MHz	
Table 35.	GPT1 timer input frequencies, resolutions and periods at 40 MHz	
Table 36.	GPT2 timer input frequencies, resolutions and periods at 40 MHz.	
Table 37.	PWM unit frequencies and resolutions at 40 MHz CPU clock	
Table 38.	ASC asynchronous baudrates by reload value and deviation errors	
Table 39.	ASC synchronous baudrates by reload value and deviation errors	
Table 40.	SSC synchronous baudrate and reload values	
Table 41.	WDTREL reload value	
Table 42.	Reset event definition	
Table 43.	Reset event.	
Table 44.	PORT0 latched configuration for the different reset events	
Table 45.	Power reduction modes summary	
Table 46.	List of special function registers	
Table 47.	List of XBus registers	
Table 48.	List of Flash control registers	



Table 49.	IDMANUF register description
Table 50.	IDCHIP register description
Table 51.	IDMEM register description
Table 52.	IDPROG register description
Table 53.	Absolute maximum ratings
Table 54.	Recommended operating conditions
Table 55.	Thermal characteristics
Table 56.	Package characteristics
Table 57.	DC characteristics
Table 58.	Flash characteristics
Table 59.	Flash data retention characteristics
Table 60.	A/D converter characteristics
Table 61.	A/D converter programming
Table 62.	On-chip clock generator selections
Table 63.	Internal PLL divider mechanism
Table 64.	PLL characteristics ($V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$)153
Table 65.	Main oscillator characteristics
Table 66.	Main oscillator negative resistance (module) 154
Table 67.	32 kHz oscillator characteristics 155
Table 68.	Minimum values of negative resistance (module) for 32 kHz oscillator
Table 69.	External clock drive XTAL1 timing156
Table 70.	Memory cycle variables
Table 71.	Multiplexed bus timings
Table 72.	Demultiplexed bus timings
Table 73.	CLKOUT and READY timings 170
Table 74.	External bus arbitration timings
Table 75.	SSC master mode timings
Table 76.	SSC slave mode timings
Table 77.	Order codes
Table 78.	Document revision history



List of figures

Figure 3. Block diagram 20 Figure 4. ST10F273M memory mapping (XADRS3 = 800Bh - reset value) 25 Figure 5. ST10F273M memory mapping (XADRS3 = E009h - user programmed value) 26 Figure 6. Flash structure 27 Figure 7. Write operation control flow 47 Figure 8. CPU block diagram (MAC unit not included) 50 Figure 9. MAC unit architecture 51 Figure 10. X-Interrupt basic structure 59 Figure 11. Block diagram of GPT1. 64 Figure 12. Block diagram of GPT2. 66 Figure 13. Block diagram of PWM module 67 Figure 14. Connection to single CAN bus via separate CAN transceivers. 78 Figure 15. Connection to single CAN bus via common CAN transceivers. 78 Figure 16. Connection to we different CAN buses (for example for gateway application) 79 Figure 17. Connection to one CAN bus with internal parallel mode enabled. 79 Figure 20. Asynchronous power-on RESET (EA = 1) 86 Figure 21. Asynchronous hardware RESET (EA = 0) 88 Figure 22.	Figure 1.	ST10F273M Logic symbol	12
Figure 4. ST10F273M memory mapping (XADRS3 = 8008h - reset value) 25 Figure 5. ST10F273M memory mapping (XADRS3 = E009h - user programmed value) 26 Figure 7. Write operation control flow 47 Figure 8. CPU block diagram (MAC unit not included) 50 Figure 10. X-Interrupt basic structure 51 Figure 11. Block diagram of GPT1. 64 Figure 12. Block diagram of GPT2. 66 Figure 13. Block diagram of GPT2. 66 Figure 14. Connection to single CAN bus via common CAN transceivers. 78 Figure 15. Connection to single CAN bus wit internal parallel mode enabled. 79 Figure 16. Connection to one CAN bus with internal parallel mode enabled. 79 Figure 17. Connection to one CAN bus with internal parallel mode enabled. 79 Figure 18. Asynchronous power-on RESET (EA = 1) 85 Figure 21. Asynchronous hardware RESET (EA = 0) 86 Figure 23. Synchronous short / long hardware RESET (EA = 1) 91 Figure 24. Synchronous long hardware RESET (EA = 0) 92 Figure 25. Synchronous long hardware RESET (EA = 0) </td <td>Figure 2.</td> <td>Pin configuration (top view)</td> <td> 13</td>	Figure 2.	Pin configuration (top view)	13
Figure 5. ST10F273M memory mapping (XADRS3 = E009h - user programmed value) 26 Figure 6. Flash structure 27 Figure 7. Write operation control flow 47 Figure 8. CPU block diagram (MAC unit not included) 50 Figure 9. MAC unit architecture 59 Figure 11. Block diagram of GPT1. 64 Figure 12. Block diagram of GPT2. 66 Figure 13. Block diagram of PWM module 67 Figure 14. Connection to single CAN bus via separate CAN transceivers. 78 Figure 15. Connection to single CAN bus via common CAN transceivers. 78 Figure 16. Connection to single CAN bus via common CAN transceivers. 78 Figure 17. Connection to two different CAN buses (for example for gateway application) 79 Figure 18. Asynchronous power-on RESET (EA = 1) 85 Figure 20. Asynchronous hardware RESET (EA = 0) 86 Figure 21. Synchronous hardware RESET (EA = 0) 86 Figure 22. Synchronous hardware RESET (EA = 0) 92 Figure 23. Synchronous long hardware RESET (EA = 0) 92 Figure	Figure 3.	Block diagram	20
Figure 6. Flash structure 27 Figure 7. Write operation control flow 47 Figure 8. CPU block diagram (MAC unit not included) 50 Figure 9. MAC unit architecture 59 Figure 11. Block diagram of GPT1. 64 Figure 12. Block diagram of GPT1. 64 Figure 13. Block diagram of GPT1. 64 Figure 14. Connection to single CAN bus via separate CAN transceivers. 78 Figure 15. Connection to two different CAN buses (for example for gateway application) 79 Figure 16. Connection to two different CAN buses (for example for gateway application) 79 Figure 17. Connection to RESET (EA = 0) 85 Figure 20. Asynchronous power-on RESET (EA = 0) 86 Figure 21. Asynchronous hardware RESET (EA = 0) 88 Figure 23. Synchronous short / long hardware RESET (EA = 1) 93 Figure 24. Synchronous short / long hardware RESET (EA = 0) 93 Figure 25. Synchronous short / long hardware RESET (EA = 1) 93 Figure 26. SW / WDT unidrectional RESET (EA = 0) 94 Figure 27.	Figure 4.	ST10F273M memory mapping (XADRS3 = 800Bh - reset value)	25
Figure 7. Write operation control flow 47 Figure 8. CPU block diagram (MAC unit not included) 50 Figure 10. X-Interrupt basic structure 59 Figure 11. Block diagram of GPT1. 64 Figure 12. 66 67 Figure 13. Block diagram of GPT2. 66 Figure 13. Block diagram of APM module 67 Figure 14. Connection to single CAN bus via common CAN transceivers. 78 Figure 15. Connection to single CAN bus via common CAN transceivers. 78 Figure 16. Connection to one CAN bus with internal parallel mode enabled. 79 Figure 17. Connection to one CAN bus with internal parallel mode enabled. 79 Figure 19. Asynchronous power-on RESET (EA = 1) 85 Figure 20. Asynchronous hardware RESET (EA = 0) 86 Figure 21. Asynchronous short / long hardware RESET (EA = 1) 92 Figure 23. Synchronous long hardware RESET (EA = 0) 92 Figure 24. Synchronous long hardware RESET (EA = 0) 92 Figure 25. Synchronous long hardware RESET (EA = 0) 92 Figure 26.	Figure 5.	ST10F273M memory mapping (XADRS3 = E009h - user programmed value) .	26
Figure 8. CPU block diagram (MAC unit not included) 50 Figure 9. MAC unit architecture 51 Figure 11. Block diagram of GPT1. 64 Figure 12. Block diagram of GPT2. 66 Figure 13. Block diagram of GPT2. 66 Figure 14. Connection to single CAN bus via separate CAN transceivers. 78 Figure 15. Connection to two different CAN buses (for example for gateway application) 79 Figure 16. Connection to wolf different CAN buses (for example for gateway application) 79 Figure 17. Connection to wolf different CAN buses (for example for gateway application) 79 Figure 18. Asynchronous power-on RESET (EA = 1) 85 Figure 20. Asynchronous hardware RESET (EA = 0) 86 Figure 21. Asynchronous short / long hardware RESET (EA = 1). 91 Figure 23. Synchronous long hardware RESET (EA = 1). 92 Figure 24. Synchronous long hardware RESET (EA = 0). 92 Figure 25. Synchronous long hardware RESET (EA = 0). 94 Figure 26. SW / WDT unidirectional RESET (EA = 0). 92 Figure 27. SW / WDT bidirectional RESET	Figure 6.	Flash structure	
Figure 9. MAC unit architecture. 51 Figure 10. X-Interrupt basic structure 59 Figure 11. Block diagram of GPT1. 64 Figure 12. Block diagram of PWM module 67 Figure 13. Connection to single CAN bus via separate CAN transceivers. 78 Figure 14. Connection to single CAN bus via separate CAN transceivers. 78 Figure 15. Connection to one CAN bus with internal parallel mode enabled. 79 Figure 16. Connection to one CAN bus with internal parallel mode enabled. 79 Figure 17. Connection to one CAN bus with internal parallel mode enabled. 79 Figure 13. Asynchronous power-on RESET (EA = 1) 85 Figure 21. Asynchronous hardware RESET (EA = 1) 86 Figure 22. Synchronous short / long hardware RESET (EA = 1) 91 Figure 23. Synchronous long hardware RESET (EA = 0) 92 Figure 24. Synchronous long hardware RESET (EA = 0) 94 Figure 25. Synchronous Reset (EA = 1) 95 Figure 26. SW / WDT unidirectional RESET (EA = 0) 96 Figure 27. SW / WDT bidirectional RESET (EA = 0) 96	Figure 7.	Write operation control flow	47
Figure 10. X-Interrupt basic structure 59 Figure 11. Block diagram of GPT1. 64 Figure 13. Block diagram of GPT2. 66 Figure 14. Connection to single CAN bus via separate CAN transceivers. 78 Figure 15. Connection to single CAN bus via common CAN transceivers. 78 Figure 16. Connection to single CAN bus via common CAN transceivers. 78 Figure 17. Connection to single CAN bus via separate CAN transceivers. 78 Figure 18. Asynchronous power-on RESET (EA = 1). 85 Figure 20. Asynchronous hardware RESET (EA = 1). 86 Figure 21. Asynchronous short / long hardware RESET (EA = 1). 91 Figure 23. Synchronous short / long hardware RESET (EA = 0). 92 Figure 24. Synchronous long hardware RESET (EA = 0). 92 Figure 25. SW/ WDT unidirectional RESET (EA = 0). 96 Figure 26. SW / WDT bidirectional RESET (EA = 0). 96 Figure 27. SW / WDT bidirectional RESET (EA = 0). 98 Figure 28. SW / WDT bidirectional RESET (EA = 0). 96 Figure 29. SW / WDT bidirectional RESET (EA = 0). 98	Figure 8.	CPU block diagram (MAC unit not included)	50
Figure 11.Block diagram of GPT1.64Figure 12.Block diagram of GPT2.66Figure 13.Block diagram of GPT2.66Figure 14.Connection to single CAN bus via separate CAN transceivers.78Figure 15.Connection to single CAN bus via common CAN transceivers.78Figure 16.Connection to one CAN bus with internal parallel mode enabled.79Figure 17.Connection to one CAN bus with internal parallel mode enabled.79Figure 18.Asynchronous power-on RESET (EA = 1)85Figure 21.Asynchronous hardware RESET (EA = 0)86Figure 22.Asynchronous short / long hardware RESET (EA = 1)91Figure 23.Synchronous short / long hardware RESET (EA = 0)92Figure 24.Synchronous short / long hardware RESET (EA = 0)92Figure 25.Synchronous long hardware RESET (EA = 0)94Figure 26.SW / WDT unidirectional RESET (EA = 0)96Figure 27.SW / WDT bidirectional RESET (EA = 0)99Figure 28.SW / WDT bidirectional RESET (EA = 1)93Figure 29.SW / WDT bidirectional RESET (EA = 0)99Figure 31.Internal (simplified) reset circuitry101Figure 32.Synchronous RESET (EA = 1)93Figure 33.Internal reset circuitry102Figure 34.NUDT bidirectional RESET (EA = 0)99Figure 35.SW / WDT bidirectional RESET (EA = 0)102Figure 36.SW / WDT bidirectional RESET (EA = 0)102Figure 37.<	Figure 9.	MAC unit architecture	51
Figure 12Block diagram of GPT2.66Figure 13.Block diagram of PWM module67Figure 14.Connection to single CAN bus via separate CAN transceivers78Figure 15.Connection to single CAN bus via common CAN transceivers.78Figure 16.Connection to one CAN bus via common CAN transceivers.78Figure 17.Connection to one CAN bus with internal parallel mode enabled.79Figure 18.Asynchronous power-on RESET (EA = 1)85Figure 20.Asynchronous hardware RESET (EA = 0)86Figure 21.Asynchronous hardware RESET (EA = 0)88Figure 22.Synchronous short / long hardware RESET (EA = 1).91Figure 23.Synchronous long hardware RESET (EA = 0)92Figure 24.Synchronous long hardware RESET (EA = 0)93Figure 25.Synchronous long hardware RESET (EA = 0)94Figure 26.SW / WDT unidirectional RESET (EA = 0)96Figure 27.SW / WDT bidirectional RESET (EA = 0)99Figure 28.SW / WDT bidirectional RESET (EA = 0)99Figure 29.SW / WDT bidirectional RESET (EA = 0)99Figure 30.SW / WDT bidirectional RESET (EA = 0)99Figure 31.Minimum external reset circuitry101Figure 32.Synchronous reset circuit102Figure 33.Internal (simplified) reset circuitry101Figure 34.Asynchronous hardware or watchdog bidirectional reset (EA = 1)103Figure 35.Supply current versus the operating frequency (RUN an	Figure 10.	X-Interrupt basic structure	59
Figure 13.Block diagram of PWM module67Figure 14.Connection to single CAN bus via separate CAN transceivers78Figure 15.Connection to single CAN bus via common CAN transceivers.78Figure 16.Connection to two different CAN buses (for example for gateway application)79Figure 17.Connection to one CAN bus with internal parallel mode enabled.79Figure 19.Asynchronous power-on RESET (EA = 1)85Figure 20.Asynchronous hardware RESET (EA = 0)86Figure 21.Asynchronous short/long hardware RESET (EA = 1)87Figure 23.Synchronous short / long hardware RESET (EA = 1)91Figure 24.Synchronous long hardware RESET (EA = 1)93Figure 25.Synchronous long hardware RESET (EA = 1)93Figure 26.SW / WDT unidirectional RESET (EA = 1)95Figure 27.SW / WDT unidirectional RESET (EA = 0)94Figure 28.SW / WDT bidirectional RESET (EA = 0)99Figure 30.SW / WDT bidirectional RESET (EA = 0)99Figure 31.Internal (simplified) reset circuitry101Figure 32.System reset circuitry101Figure 33.Internal (simplified) reset circuitry102Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Supply current versus the operating fre	Figure 11.		
Figure 14. Connection to single CAN bus via separate CAN transceivers. 78 Figure 15. Connection to single CAN bus via common CAN transceivers. 78 Figure 16. Connection to two different CAN buses (for example for gateway application) 79 Figure 17. Connection to example for gateway application) 79 Figure 18. Asynchronous power-on RESET (EA = 1) 85 Figure 20. Asynchronous hardware RESET (EA = 0) 86 Figure 21. Asynchronous hardware RESET (EA = 1) 87 Figure 22. Synchronous short / long hardware RESET (EA = 1) 87 Figure 23. Synchronous long hardware RESET (EA = 1) 93 Figure 24. Synchronous long hardware RESET (EA = 1) 93 Figure 25. Synchronous long hardware RESET (EA = 1) 93 Figure 26. SW / WDT unidirectional RESET (EA = 1) 96 Figure 27. SW / WDT bidirectional RESET (EA = 0) 99 Figure 30. SW / WDT bidirectional RESET (EA = 0) 99 Figure 31. Minimum external reset circuitry 101 Figure 32. System reset circuitry 102 Figure 33. Internal (simplified) reset circuitry.	Figure 12.	Block diagram of GPT2	66
Figure 15. Connection to single CAN bus via common CAN transceivers. 78 Figure 16. Connection to two different CAN buses (for example for gateway application) 79 Figure 17. Connection to one CAN bus with internal parallel mode enabled. 79 Figure 18. Asynchronous power-on RESET (EA = 1) 85 Figure 20. Asynchronous hardware RESET (EA = 0) 86 Figure 21. Asynchronous hardware RESET (EA = 0) 87 Figure 22. Synchronous short / long hardware RESET (EA = 0) 88 Figure 23. Synchronous long hardware RESET (EA = 0) 92 Figure 24. Synchronous long hardware RESET (EA = 0) 94 Figure 25. Synchronous long hardware RESET (EA = 0) 94 Figure 26. SW / WDT unidirectional RESET (EA = 0) 94 Figure 27. SW / WDT bidirectional RESET (EA = 0) 96 Figure 30. SW / WDT bidirectional RESET (EA = 0) 99 Figure 31. Minimum external reset circuitry 101 Figure 32. System reset circuit 102 Figure 33. Internal (simplified) reset circuitry. 102 Figure 34. System reset circuit 102 <	Figure 13.		
Figure 16.Connection to two different CAN buses (for example for gateway application)79Figure 17.Connection to one CAN bus with internal parallel mode enabled.79Figure 18.Asynchronous power-on RESET (EA = 1)85Figure 20.Asynchronous hardware RESET (EA = 0)86Figure 21.Asynchronous short/ long hardware RESET (EA = 0)87Figure 22.Synchronous short / long hardware RESET (EA = 0)88Figure 23.Synchronous short / long hardware RESET (EA = 0)92Figure 24.Synchronous long hardware RESET (EA = 0)92Figure 25.Synchronous long hardware RESET (EA = 0)94Figure 26.SW / WDT unidirectional RESET (EA = 1)93Figure 27.SW / WDT unidirectional RESET (EA = 0)94Figure 28.SW / WDT bidirectional RESET (EA = 0)96Figure 29.SW / WDT bidirectional RESET (EA = 0)96Figure 30.SW / WDT bidirectional RESET (EA = 0)96Figure 31.Minimum external reset circuitry100Figure 32.System reset circuit102Figure 33.Internal (simplified) reset circuitry102Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin103Figure 38.Por21 test mode structure135Figure 40.	Figure 14.		
Figure 17.Connection to one CAN bus with internal parallel mode enabled.79Figure 18.Asynchronous power-on RESET (EA = 1)85Figure 19.Asynchronous hardware RESET (EA = 0)86Figure 21.Asynchronous hardware RESET (EA = 1)87Figure 22.Synchronous short / long hardware RESET (EA = 1)91Figure 23.Synchronous short / long hardware RESET (EA = 1)91Figure 24.Synchronous short / long hardware RESET (EA = 1)93Figure 25.Synchronous long hardware RESET (EA = 1)93Figure 26.SW / WDT unidirectional RESET (EA = 0)94Figure 27.SW / WDT unidirectional RESET (EA = 0)96Figure 28.SW / WDT bidirectional RESET (EA = 0)99Figure 30.SW / WDT bidirectional RESET (EA = 0)99Figure 31.Internal (simplified) reset circuitry101Figure 32.System reset circuitry101Figure 33.Internal (simplified) reset circuitry102Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 41.A/D converter input pins scheme142Figure 42.Charge-sharing timing diagram during sampling phase143Figur	Figure 15.	Connection to single CAN bus via common CAN transceivers	78
Figure 18. Asynchronous power-on RESET (EA = 1) 85 Figure 19. Asynchronous hardware RESET (EA = 0) 86 Figure 20. Asynchronous hardware RESET (EA = 1) 87 Figure 21. Asynchronous short / long hardware RESET (EA = 0) 88 Figure 22. Synchronous short / long hardware RESET (EA = 0) 92 Figure 23. Synchronous short / long hardware RESET (EA = 0) 92 Figure 24. Synchronous long hardware RESET (EA = 0) 94 Figure 25. Synchronous long hardware RESET (EA = 0) 94 Figure 26. SW / WDT unidirectional RESET (EA = 1) 95 Figure 27. SW / WDT unidirectional RESET (EA = 0) 96 Figure 28. SW / WDT bidirectional RESET (EA = 0) 96 Figure 29. SW / WDT bidirectional RESET (EA = 0) 99 Figure 31. Minimum external reset circuitry 100 Figure 32. System reset circuit * 102 Figure 33. Internal (simplified) reset circuitry 102 Figure 34. Example of software or watchdog bidirectional reset (EA = 1) 103 Figure 35. Example of software or watchdog bidirectional reset (EA = 0) 104	Figure 16.	Connection to two different CAN buses (for example for gateway application) .	79
Figure 19. Asynchronous power-on RESET (EA = 0) 86 Figure 20. Asynchronous hardware RESET (EA = 1) 87 Figure 21. Asynchronous hardware RESET (EA = 0) 88 Figure 22. Synchronous short / long hardware RESET (EA = 1) 91 Figure 23. Synchronous long hardware RESET (EA = 0) 92 Figure 24. Synchronous long hardware RESET (EA = 0) 93 Figure 25. Synchronous long hardware RESET (EA = 0) 94 Figure 26. SW / WDT unidirectional RESET (EA = 0) 94 Figure 27. SW / WDT unidirectional RESET (EA = 1) 95 Figure 28. SW / WDT bidirectional RESET (EA = 0) 96 Figure 29. SW / WDT bidirectional RESET (EA = 0) 99 Figure 30. SW / WDT bidirectional RESET (EA = 0) 99 Figure 31. Minimum external reset circuitry 101 Figure 33. Internal (simplified) reset circuitry 102 Figure 34. Example of software or watchdog bidirectional reset (EA = 1) 103 Figure 35. Example of software or watchdog bidirectional reset (EA = 0) 104 Figure 36. PORT0 bits latched into the different registers after reset	Figure 17.	Connection to one CAN bus with internal parallel mode enabled	79
Figure 20.Asynchronous hardware RESET (EA = 1)87Figure 21.Asynchronous hardware RESET (EA = 0)88Figure 22.Synchronous short / long hardware RESET (EA = 1)91Figure 23.Synchronous short / long hardware RESET (EA = 0)92Figure 24.Synchronous long hardware RESET (EA = 1)93Figure 25.Synchronous long hardware RESET (EA = 0)94Figure 26.SW / WDT unidirectional RESET (EA = 1)95Figure 27.SW / WDT unidirectional RESET (EA = 0)96Figure 28.SW / WDT bidirectional RESET (EA = 0)99Figure 29.SW / WDT bidirectional RESET (EA = 0)99Figure 30.SW / WDT bidirectional RESET (EA = 0)99Figure 31.Minimum external reset circuitry101Figure 32.System reset circuit102Figure 33.Internal (simplified) reset circuitry101Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Port2 test mode structure135Figure 41.A/D conversion characteristics141Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.<	Figure 18.	Asynchronous power-on RESET (EA = 1)	85
Figure 21.Asynchronous hardware RESET (EA = 0)88Figure 22.Synchronous short / long hardware RESET (EA = 1)91Figure 23.Synchronous long hardware RESET (EA = 0)92Figure 24.Synchronous long hardware RESET (EA = 1)93Figure 25.Synchronous long hardware RESET (EA = 0)94Figure 26.SW / WDT unidirectional RESET (EA = 1)95Figure 27.SW / WDT unidirectional RESET (EA = 0)96Figure 28.SW / WDT bidirectional RESET (EA = 0)96Figure 29.SW / WDT bidirectional RESET (EA = 0)99Figure 30.SW / WDT bidirectional RESET (EA = 0)99Figure 31.Minimum external reset circuitry101Figure 32.System reset circuit102Figure 33.Internal (simplified) reset circuitry102Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 41.A/D conversion characteristics141Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveforms147 <t< td=""><td>Figure 19.</td><td></td><td></td></t<>	Figure 19.		
Figure 22.Synchronous short / long hardware RESET (EA = 1)	Figure 20.		
Figure 23.Synchronous short / long hardware RESET (EA = 0).92Figure 24.Synchronous long hardware RESET (EA = 1)93Figure 25.Synchronous long hardware RESET (EA = 0)94Figure 26.SW / WDT unidirectional RESET (EA = 1)95Figure 27.SW / WDT unidirectional RESET (EA = 0)96Figure 28.SW / WDT bidirectional RESET (EA = 1)98Figure 29.SW / WDT bidirectional RESET (EA = 0)99Figure 30.SW / WDT bidirectional RESET (EA = 0)99Figure 31.Minimum external reset circuitry101Figure 32.System reset circuit102Figure 33.Internal (simplified) reset circuitry102Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Port2 test mode structure135Figure 40.A/D converter input pins scheme141Figure 41.A/D converter input pins scheme142Figure 42.Charge-sharing timing diagram during sampling phase143Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153	Figure 21.		
Figure 24.Synchronous long hardware RESET (EA = 1)93Figure 25.Synchronous long hardware RESET (EA = 0)94Figure 26.SW / WDT unidirectional RESET (EA = 1)95Figure 27.SW / WDT unidirectional RESET (EA = 0)96Figure 28.SW / WDT bidirectional RESET (EA = 1)98Figure 29.SW / WDT bidirectional RESET (EA = 0)99Figure 30.SW / WDT bidirectional RESET (EA = 0)99Figure 31.Minimum external reset circuitry100Figure 32.System reset circuit102Figure 33.Internal (simplified) reset circuitry102Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 41.A/D conversion characteristics141Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter.153	Figure 22.		
Figure 25.Synchronous long hardware RESET (EA = 0)94Figure 26.SW / WDT unidirectional RESET (EA = 1)95Figure 27.SW / WDT bidirectional RESET (EA = 0)96Figure 28.SW / WDT bidirectional RESET (EA = 1)98Figure 29.SW / WDT bidirectional RESET (EA = 0)99Figure 30.SW / WDT bidirectional RESET (EA = 0)99Figure 31.Minimum external reset circuitry101Figure 32.System reset circuit102Figure 33.Internal (simplified) reset circuitry102Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 40.A/D converter input pins scheme142Figure 41.A/D converter input pins scheme142Figure 42.Charge-sharing timing diagram during sampling phase143Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153	Figure 23.		
Figure 26.SW / WDT unidirectional RESET (EA = 1)95Figure 27.SW / WDT unidirectional RESET (EA = 0)96Figure 28.SW / WDT bidirectional RESET (EA = 1)98Figure 29.SW / WDT bidirectional RESET (EA = 0)99Figure 30.SW / WDT bidirectional RESET (EA = 0) followed by a HW RESET100Figure 31.Minimum external reset circuitry101Figure 32.System reset circuit102Figure 33.Internal (simplified) reset circuitry102Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Port2 test mode structure135Figure 40.A/D conversion characteristics141Figure 41.A/D converter input pins scheme142Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter.153	Figure 24.		
Figure 27.SW / WDT unidirectional RESET (EA = 0)96Figure 28.SW / WDT bidirectional RESET (EA = 1)98Figure 29.SW / WDT bidirectional RESET (EA = 0)99Figure 30.SW / WDT bidirectional RESET (EA = 0) followed by a HW RESET100Figure 31.Minimum external reset circuitry101Figure 32.System reset circuit102Figure 33.Internal (simplified) reset circuitry102Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Port2 test mode structure135Figure 39.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 40.A/D conversion characteristics141Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153	Figure 25.		
Figure 28.SW / WDT bidirectional RESET (EA = 1)98Figure 29.SW / WDT bidirectional RESET (EA = 0)99Figure 30.SW / WDT bidirectional RESET (EA = 0) followed by a HW RESET100Figure 31.Minimum external reset circuitry101Figure 32.System reset circuit102Figure 33.Internal (simplified) reset circuitry102Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Port2 test mode structure135Figure 39.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 41.A/D conversion characteristics141Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153	Figure 26.		
Figure 29.SW / WDT bidirectional RESET (EA = 0)99Figure 30.SW / WDT bidirectional RESET (EA = 0) followed by a HW RESET100Figure 31.Minimum external reset circuitry101Figure 32.System reset circuit102Figure 33.Internal (simplified) reset circuitry102Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Port2 test mode structure135Figure 40.A/D conversion characteristics141Figure 41.A/D converter input pins scheme142Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153	Figure 27.		
Figure 30.SW / WDT bidirectional RESET (EA = 0) followed by a HW RESET100Figure 31.Minimum external reset circuitry101Figure 32.System reset circuit102Figure 33.Internal (simplified) reset circuitry102Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Port2 test mode structure135Figure 40.A/D conversion characteristics141Figure 41.A/D converter input pins scheme142Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153	Figure 28.		
Figure 31.Minimum external reset circuitry101Figure 32.System reset circuit102Figure 33.Internal (simplified) reset circuitry102Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Port2 test mode structure135Figure 39.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 40.A/D converter input pins scheme142Figure 41.A/D converter input pins scheme143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 45.Float waveform147Figure 47.ST10F273M PLL jitter153	Figure 29.		
Figure 32.System reset circuit102Figure 33.Internal (simplified) reset circuitry102Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Port2 test mode structure135Figure 39.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 40.A/D conversion characteristics141Figure 41.A/D converter input pins scheme142Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153	Figure 30.		
Figure 33.Internal (simplified) reset circuitry102Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Port2 test mode structure135Figure 39.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 40.A/D converter input pins scheme142Figure 41.A/D converter input pins scheme143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153			
Figure 34.Example of software or watchdog bidirectional reset (EA = 1)103Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Port2 test mode structure135Figure 39.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 40.A/D conversion characteristics141Figure 41.A/D converter input pins scheme142Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153			
Figure 35.Example of software or watchdog bidirectional reset (EA = 0)104Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Port2 test mode structure135Figure 39.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 40.A/D conversion characteristics141Figure 41.A/D converter input pins scheme142Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153			
Figure 36.PORT0 bits latched into the different registers after reset107Figure 37.External RC circuitry on RPD pin109Figure 38.Port2 test mode structure135Figure 39.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 40.A/D conversion characteristics141Figure 41.A/D converter input pins scheme142Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153			
Figure 37.External RC circuitry on RPD pin109Figure 38.Port2 test mode structure135Figure 39.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 40.A/D conversion characteristics141Figure 41.A/D converter input pins scheme142Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153			
Figure 38.Port2 test mode structure135Figure 39.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 40.A/D conversion characteristics141Figure 41.A/D converter input pins scheme142Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153	-	5	
Figure 39.Supply current versus the operating frequency (RUN and IDLE modes)135Figure 40.A/D conversion characteristics141Figure 41.A/D converter input pins scheme142Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153			
Figure 40.A/D conversion characteristics141Figure 41.A/D converter input pins scheme142Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153	-		
Figure 41.A/D converter input pins scheme142Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153	•		
Figure 42.Charge-sharing timing diagram during sampling phase143Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153	-		
Figure 43.Anti-aliasing filter and conversion rate144Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153			
Figure 44.Input/output waveforms147Figure 45.Float waveform147Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153			
Figure 45.Float waveform	-		
Figure 46.Generation mechanisms for the CPU clock148Figure 47.ST10F273M PLL jitter153			
Figure 47. ST10F273M PLL jitter			
	-		
Figure 48. Crystal oscillator and resonator connection diagram 154			
	Figure 48.	Crystal oscillator and resonator connection diagram	154



Figure 49. Figure 50.	32 kHz crystal oscillator connection diagram	
Figure 51.	External memory cycle: Multiplexed bus, with/without read/write delay, normal ALE	160
Figure 52.	External memory cycle: Multiplexed bus, with/without read/write delay, extended ALE	161
Figure 53.	External memory cycle: Multiplexed bus, with/without r/w delay, normal ALE, r/w CS	162
Figure 54.	External memory cycle: Multiplexed bus, with/without r/w delay, extended ALE, r/w CS.	163
Figure 55.	External memory cycle: Demultiplexed bus, with/without r/w delay, normal ALE	166
Figure 56.	External memory cycle: Demultiplexed bus, with/without r/w delay, extended ALE	167
Figure 57.	External memory cycle: Demultipl. bus, with/without r/w delay, normal ALE, r/w CS	168
Figure 58.	External memory cycle: Demultiplexed bus, without r/w delay, extended ALE, r/w CS	169
Figure 59.	CLKOUT and READY	
Figure 60.	External bus arbitration (releasing the bus)	172
Figure 61.	External bus arbitration (regaining the bus)	173
Figure 62.	SSC master timing	175
Figure 63.	SSC slave timing	176
Figure 64.	PQFP144 mechanical data and package dimensions	178
Figure 65.	LQFP144 mechanical data and package dimensions	179



1 Introduction

1.1 Description

The ST10F273M device is a new derivative of the STMicroelectronics ST10 family of 16-bit single-chip CMOS microcontrollers.

The ST10F273M combines high CPU performance (up to 20 million instructions per second) with high peripheral functionality and enhanced I/O capabilities. It also provides on-chip high-speed single voltage Flash memory, on-chip high-speed RAM, and clock generation via PLL.

The ST10F273M is processed in 0.18mm CMOS technology. The MCU core and the logic is supplied with a 5V to 1.8V on-chip voltage regulator. The part is supplied with a single 5V supply and I/Os work at 5V.

The ST10F273M is an optimized version of the ST10F273E, upward compatible with the following set of differences:

- Maximum CPU frequency is 40 MHz
- A single bank of IFlash has been implemented but the programming interface has been kept compatible with the ST10F273E
- Identification registers: the IDMEM register reflects the Flash type difference and allows to differentiate the two devices by software
- Improved EMC behavior thanks to the introduction of an internal RC filter on the 5V for the ballast transistors
- The clock to the X-Peripherals is gated: X-Peripheral not used will not get the clock in order to reduce the power consumption.

1.2 Special characteristics

1.2.1 X-Peripheral clock gating

This new feature have been implemented on the ST10F273M: Once the EINIT instruction has been executed, only the X-Peripherals enabled in the XPERCON register will be clocked.

The new feature allows to reduce the power consumption and also should improve the emissions as it avoids to propagate useless clock signals across the device.

1.2.2 Improved supply ring

An RC filter has been introduced in the 5V power supply ring of the ballast transistor. In addition, the supply rings for the internal voltage regulators and the IOs have been split.

These two modifications should improve the behavior of the device regarding conducted emissions.







Figure 1. ST10F273M Logic symbol



2 Pin data







Symbol	Pin	Туре	Function					
	1 - 8	I/O	bit. Pro high im drain d	8-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 6 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 6 is selectable (TTL or CMOS). The following Port 6 pins have alternate functions:				
	1	0	P6.0	CS0	Chip select 0 output			
P6.0 - P6.7	5	0	P6.4	CS4	Chip select 4 output			
	6	I	P6.5	HOLD	External master hold request input			
	0	I/O		SCLK1	SSC1: master clock output / slave clock input			
	7	0	P6.6	HLDA	Hold acknowledge output			
	7	I/O		MTSR1	SSC1: master-transmitter / slave-receiver O/I			
	0	0	P6.7	BREQ	Bus request output			
	8	I/O		MRST1	SSC1: master-receiver / slave-transmitter I/O			
	9-16	I/O	8-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 8 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 8 is selectable (TTL or CMOS). The following Port 8 pins have alternate functions:					
	9	I/O	P8.0	CC16IO	CAPCOM2: CC16 capture input / compare output			
		0		XPWM0	PWM1: channel 0 output			
P8.0 - P8.7	12	I/O	P8.3	CC19IO	CAPCOM2: CC19 capture input / compare output			
	12	0		XPWM0	PWM1: channel 3 output			
	13	I/O	P8.4	CC20IO	CAPCOM2: CC20 capture input / compare output			
	14	I/O	P8.5	CC21IO	CAPCOM2: CC21 capture input / compare output			
	15	I/O	P8.6	CC22IO	CAPCOM2: CC22 capture input / compare output			
	10	I/O		RxD1	ASC1: Data input (Asynchronous) or I/O (Synchronous)			
	16	I/O	P8.7	CC23IO	CAPCOM2: CC23 capture input / compare output			
	16	0		TxD1	ASC1: Clock / Data output (Asynchronous/Synchronous)			

Table 1. Pin description

Symbol	Pin	Туре			Function			
	19-26	I/O	8-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 7 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 7 is selectable (TTL or CMOS). The following Port 7 pins have alternate functions:					
	19	0	P7.0	POUT0	PWM0: channel 0 output			
P7.0 - P7.7								
	22	0	P7.3	POUT3	PWM0: channel 3 output			
	23	I/O	P7.4	CC28IO	CAPCOM2: CC28 capture input / compare output			
	26	I/O	P7.7	CC31IO	CAPCOM2: CC31 capture input / compare output			
	27-36 39-44	1	be the a ANx (A Port 5 i	16-bit input-only port with Schmitt-Trigger characteristics. The pins of Port 5 can be the analog input channels (up to 16) for the A/D converter, where P5.x equals ANx (Analog input channel x), or they are timer inputs. The input threshold of Port 5 is selectable (TTL or CMOS). The following Port 5 pins have alternate unctions:				
P5.0 - P5.9	39	Ι	P5.10	T6EUD	GPT2: timer T6 external up/down control input			
P5.10 - P5.15	40	I	P5.11	T5EUD	GPT2: timer T5 external up/down control input			
	41	I	P5.12	T6IN	GPT2: timer T6 count input			
	42	I	P5.13	T5IN	GPT2: timer T5 count input			
	43	I	P5.14	T4EUD	GPT1: timer T4 external up/down control input			
	44	I	P5.15	T2EUD	GPT1: timer T2 external up/down control input			
	47-54 57-64	I/O	16-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 2 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 2 is selectable (TTL or CMOS). The following Port 2 pins have alternate functions:					
	47	I/O	P2.0	CC0IO	CAPCOM: CC0 capture input/compare output			
P2.0 - P2.7	54	I/O	P2.7	CC7IO	CAPCOM: CC7 capture input/compare output			
P2.8 - P2.15	57	I/O	P2.8	CC8IO	CAPCOM: CC8 capture input/compare output			
	57	I	F 2.0	EX0IN	Fast external interrupt 0 input			
		I/O		CC15IO	CAPCOM: CC15 capture input/compare output			
	64	I	P2.15	EX7IN	Fast external interrupt 7 input			
		I		T7IN	CAPCOM2: timer T7 count input			

 Table 1.
 Pin description (continued)



Symbol	Pin	Туре			Function			
	65-70, 73-80, 81	I/O I/O I/O	output corresp configu	15-bit (P3.14 is missing) bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 3 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 3 is selectable (TTL or CMOS). The following Port 3 pins have alternate functions:				
	65	I	P3.0	TOIN	CAPCOM1: timer T0 count input			
	66	0	P3.1	T6OUT	GPT2: timer T6 toggle latch output			
	67	I	P3.2	CAPIN	GPT2: register CAPREL capture input			
	68	0	P3.3	T3OUT	GPT1: timer T3 toggle latch output			
	69	I	P3.4	T3EUD	GPT1: timer T3 external up/down control input			
P3.0 - P3.5	70	I	P3.5	T4IN	GPT1; timer T4 input for count/gate/reload/capture			
P3.6 - P3.13,	73	I	P3.6	T3IN	GPT1: timer T3 count/gate input			
P3.15	74	I	P3.7	T2IN	GPT1: timer T2 input for count/gate/reload / capture			
	75	I/O	P3.8	MRST0	SSC0: master-receiver/slave-transmitter I/O			
	76	I/O	P3.9	MTSR0	SSC0: master-transmitter/slave-receiver O/I			
	77	0	P3.10	TxD0	ASC0: clock / data output (asynchronous/synchronous)			
	78	I/O	P3.11	RxD0	ASC0: data input (asynchronous) or I/O (synchronous)			
	70	0	P3.12	BHE	External memory high byte enable signal			
	79			WRH	External memory high byte write strobe			
	80	I/O	P3.13	SCLK0	SSC0: master clock output / slave clock input			
	81	0	P3.15	CLKOUT	System clock output (programmable divider on CPU clock)			

 Table 1.
 Pin description (continued)



Symbol	Pin	Туре			Function		
	85-92	I/O	Port 4 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. The input threshold is selectable (TTL or CMOS). Port 4.4, 4.5, 4.6 and 4.7 outputs can be configured as push-pull or open drain drivers. In case of an external bus configuration, Port 4 can be used to output the segment address lines:				
	85	0	P4.0	A16	Segment address line		
	86	0	P4.1	A17	Segment address line		
	87	0	P4.2	A18	Segment address line		
	88	0	P4.3	A19	Segment address line		
		0		A20	Segment address line		
P4.0 –P4.7	89	I	P4.4	CAN2_RxD	CAN2: receive data input		
		I/O		SCL	I ² C Interface: serial clock		
	90	0	P4.5	A21	Segment address line		
		I		CAN1_RxD	CAN1: receive data input		
		I		CAN2_RxD	CAN2: receive data input		
	91	0	P4.6	A22	Segment address line		
		0		CAN1_TxD	CAN1: transmit data output		
		0		CAN2_TxD	CAN2: transmit data output		
		0		A23	Most significant segment address line		
	92	0	P4.7	CAN2_TxD	CAN2: transmit data output		
		I/O		SDA	I ² C Interface: serial data		
RD	95	ο		al memory read ad access.	d strobe. \overline{RD} is activated for every external instruction or		
WR/WRL	96	0	External memory write strobe. In $\overline{\text{WR}}$ -mode this pin is activated for every external data write access. In $\overline{\text{WR}}$ mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in the SYSCON register for mode selection.				
READY/ READY	97	I	Ready input. The active level is programmable. When the ready function is enabled, the selected inactive level at this pin, during an external memory access, will force the insertion of waitstate cycles until the pin returns to the selected active level.				
ALE	98	0			output. In case of use of external addressing or of s signal is the latch command of the address lines.		

 Table 1.
 Pin description (continued)



Symbol	Pin	Туре			Func	tion		
ĒĀ / V _{STBY}	99	I	External access enable pin. A low level applied to this pin during and after Reset forces the ST10F273M to start the program from the external memory space. A high level forces ST10F273M to start in the internal memory space. This pin is also used (when Standby mode is entered, that is ST10F273M under reset and main V_{DD} turned off) to bias the 32 kHz oscillator amplifier circuit and to provide a reference voltage for the low-power embedded voltage regulator which generates the internal 1.8V supply for the RTC module (when not disabled) and to retain data inside the Standby portion of the XRAM (16 Kbyte). It can range from 4.5 to 5.5V (6V for a reduced amount of time during the device life, 4.0V when RTC and 32 kHz on-chip oscillator amplifier are turned off). In running mode, this pin can be tied low during reset without affecting 32 kHz oscillator, RTC and XRAM activities, since the presence of a stable V_{DD} guarantees the proper biasing of all those modules.					
P0L.0 -P0L.7, P0H.0 P0H.1 - P0H.7	100-107, 108, 111-117	I/O	output v corresp Port 0 is In case as the a in demu Demulti Data pa POL.0 - Multiple Data pa POL.0 -	via direction b onding outpu s selectable (⁻ of an externa	it. Programming an t driver to high impe ITL or CMOS). I bus configuration, (AD) bus in multiple modes. odes 8-bit D0 – D7 I/O	P0H, bit-wise programmable for input or I/O pin as input forces the dance state. The input threshold of PORT0 serves as the address (A) and exed bus modes and as the data (D) bus 16-bit D0 - D7 D8 - D15 16-bit AD0 - AD7 AD8 - AD15		
118-125 128-135 P1L.0 - P1L.7 P1H.0 - P1H.7		I/O	output v corresp bit addr configu availabl selectal The pin the A/D + 16). T	via direction b onding output ess bus (A) ir red such the o e for general ble (TTL or Cl s of P1L also converter, wh 'his additional	it. Programming an t driver to high impe demultiplexed bus demultiplexed mode purpose I/O function MOS). serve as the addition nere P1L.x equals A	P1H, bit-wise programmable for input or I/O pin as input forces the dance state. PORT1 is used as the 16- modes: if at least BUSCONx is is selected, the pis of PORT1 are not in. The input threshold of Port 1 is onal (up to 8) analog input channels for Ny (Analog input channel y, where y = x er priority on demultiplexed bus function. e functions:		
	132	I	P1H.4	CC24IO	CAPCOM2: CC24	apture input		
	133	I	P1H.5	CC25IO	CAPCOM2: CC25	5 capture input		
	134	I	P1H.6	CC26IO	CAPCOM2: CC26	S capture input		
	135	Ι	P1H.7	CC27IO	CAPCOM2: CC27	7 capture input		

Table 1.Pin description (continued)



Table 1.	Table 1. Pin description (continued)					
Symbol	Pin	Туре	Function			
XTAL1	138	I	XTAL1 Main oscillator amplifier circuit and/or external clock input.			
XTAL2	137	0	XTAL2 Main oscillator amplifier circuit output.			
			To clock the device from an external source, drive XTAL1 while leaving XTAL2 unconnected. Minimum and maximum high / low and rise / fall times specified in the AC Characteristics must be observed.			
XTAL3	143	I	XTAL3 32 kHz oscillator amplifier circuit input			
XTAL4	144	0	XTAL4 32 kHz oscillator amplifier circuit output			
			When 32 kHz oscillator amplifier is not used, to avoid spurious consumption, XTAL3 shall be tied to ground while XTAL4 shall be left open. Besides, bit OFF32 in RTCCON register shall be set. 32 kHz oscillator can only be driven by an external crystal, and not by a different clock source.			
RSTIN	140	I	Reset Input with CMOS Schmitt-Trigger characteristics. A low level at this pin for a specified duration while the oscillator is running resets the ST10F273M. An internal pull-up resistor permits power-on reset using only a capacitor connected to V_{SS} . In bidirectional reset mode (enabled by setting bit BDRSTEN in SYSCON register), the RSTIN line is pulled low for the duration of the internal reset sequence.			
RSTOUT	141	0	Internal Reset Indication Output. This pin is driven to a low level during hardware, software or watchdog timer reset. RSTOUT remains low until the EINIT (end of initialization) instruction is executed.			
NMI	142	I	Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. If bit PWDCFG = '0' in SYSCON register, when the PWRDN (power down) instruction is executed, the NMI pin must be low in order to force the ST10F273M to go into power down mode. If NMI is high and PWDCFG = '0', when PWRDN is executed, the part will continue to run in normal mode. If not used, pin NMI should be pulled high externally.			
V _{AREF}	37	-	A/D converter reference voltage and analog supply			
V _{AGND}	38	-	A/D converter reference and analog ground			
RPD	84	-	Timing pin for the return from interruptible power down mode and synchronous / asynchronous reset selection.			
V _{DD}	17, 46, 72,82,93, 109, 126, 136	-	Digital supply voltage = + 5V during normal operation, idle and power down modes. It can be turned off when Standby RAM mode is selected.			
V _{SS}	18,45, 55,71, 83,94, 110, 127, 139	-	Digital ground			
V ₁₈	56	-	1.8V decoupling pin: a decoupling capacitor (typical value of 10nF, max 100nF) must be connected between this pin and nearest $V_{\rm SS}$ pin.			

Table 1.Pin description (continued)




57

3 Functional description

The architecture of the ST10F273M combines advantages of both RISC and CISC processors and an advanced peripheral subsystem. The block diagram gives an overview of the different on-chip components and the high bandwidth internal bus structure of the ST10F273M.





4 Memory organization

The memory space of the ST10F273M is configured in a unified memory architecture. Code memory, data memory, registers and I/O ports are organized within the same linear address space of 16 Mbytes. The entire memory space can be accessed Bytewise or Wordwise. Particular portions of the on-chip memory have additionally been made directly bit addressable.

IFlash: 512 Kbytes of on-chip Flash memory implemented as a unique Bank (Bank0). Bank0 is divided in 12 blocks (B0F0...B0F11).

Note: Read-while-write operations are not allowed: Write commands must be executed from a non IFlash memory area (on-chip RAM or external memory).

When Bootstrap mode is selected, the Test-Flash Block B0TF (4 Kbytes) appears at address 00'0000h: Refer to the device User Manual for more details on the memory mapping in Bootstrap mode. The summary of address range for IFlash is the following:

·····) ····	in address range	
Blocks	User mode	Size (bytes)
B0TF	Not visible	4 K
B0F0	00'0000h - 00'1FFFh	8 K
B0F1	00'2000h - 00'3FFFh	8 K
B0F2	00'4000h - 00'5FFFh	8 K
B0F3	00'6000h - 00'7FFFh	8 K
B0F4	01'8000h - 01'FFFFh	32 K
B0F5	02'0000h - 02'FFFFh	64 K
B0F6	03'0000h - 03'FFFFh	64 K
B0F7	04'0000h - 04'FFFFh	64 K
B0F8	05'0000h - 05'FFFFh	64 K
B0F9	06'0000h - 06'FFFFh	64 K
B1F0 / B0F10 ⁽¹⁾	07'0000h - 07'FFFFh	64 K
B1F1 / B0F11 ⁽¹⁾	08'0000h - 08'FFFFh	64 K

Table 2. Summary of IFlash address range

Note:

A single Flash bank is implemented on the ST10F273M compared to the ST10F273E. The last two sectors (B0F10 and B0F11) can be seen as the Bank1 of the ST10F273E in order to maintain the compatibility with the existing Flash programming drivers. For this, the control and status bit of the blocks B0F10 and B0F11 have been duplicated to be usable as blocks B1F0 and B1F1 of the ST10F273E.

XFLASH / Flash Control Registers: Address range 0E'0000h-0E'FFFFh is reserved for the Flash Control Register and other internal service memory space used by the Flash Program/Erase Controller. XFLASHEN bit in XPERCON register must be set to access the Flash Control Register. Note that when Flash Control Registers are not accessible, no program/erase operations are possible. The Flash Control Registers are accessed in 16-bit demultiplexed bus-mode without read/write delay. Byte and word accesses are allowed.



IRAM: 2 Kbytes of on-chip internal RAM (dual-port) is provided as a storage for data, system stack, general purpose register banks and code. A register bank is 16 Wordwide (R0 to R15) and / or Bytewide (RL0, RH0, ..., RL7, RH7) general purpose registers group.

XRAM: 34 Kbytes of on-chip extension RAM (single port XRAM) is provided as a storage for data, user stack and code.

The XRAM is divided into two areas, the first 2 Kbytes named XRAM1 and the second 32 Kbytes named XRAM2, connected to the internal XBUS and are accessed like an external memory in 16-bit demultiplexed bus-mode without wait state or read/write delay (50ns access at 40 MHz CPU clock). Byte and Word accesses are allowed.

The XRAM1 address range is 00'E000h - 00'E7FFh if XPEN (bit 2 of SYSCON register), and XRAM1EN (bit 2 of XPERCON register) are set.

If XRAM1EN or XPEN is cleared, then any access in the address range 00'E000h - 00'E7FFh will be directed to external memory interface, using the BUSCONx register corresponding to address matching ADDRSELx register.

The XRAM2 address range is F'0000h - F'7FFFFh if XPEN (bit 2 of SYSCON register), and XRAM2EN (bit 3 of XPERCON register) are set.

If bit XPEN is cleared, then any access in the address range programmed for XRAM2 will be directed to external memory interface, using the BUSCONx register corresponding to address matching ADDRSELx register.

The 16 kbytes lower portion of the XRAM2 (address range F'0000h - F'3FFFh) represents also the Standby RAM, which can be maintained biased through \overline{EA} / V_{STBY} pin when the main supply V_{DD} is turned off.

As the XRAM appears like external memory, it cannot be used as system stack or as register banks. The XRAM is not provided for single bit storage and therefore is not bit addressable.

SFR/ESFR: 1024 bytes (2 x 512 bytes) of address space is reserved for the special function register (SFR) areas. SFRs are Wordwide registers which are used to control and to monitor the function of the different on-chip units.

CAN1: Address range 00'EF00h - 00'EFFFh is reserved for the CAN1 Module access. The CAN1 is enabled by setting XPEN bit 2 of the SYSCON register and by setting CAN1EN bit 0 of the XPERCON register. Accesses to the CAN Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two wait states give an access time of 100ns at 40 MHz CPU clock. No tri-state wait states are used.

CAN2: Address range 00'EE00h - 00'EEFFh is reserved for the CAN2 Module access. The CAN2 is enabled by setting XPEN bit 2 of the SYSCON register and by setting CAN2EN bit 1 of the new XPERCON register. Accesses to the CAN Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two wait states give an access time of 100ns at 40 MHz CPU clock. No tri-state wait states are used.

Note: If one or the two CAN modules are used, Port 4 cannot be programmed to output all eight segment address lines. Thus, only four segment address lines can be used, reducing the external memory space to 5 Mbytes (1 Mbyte per CS line).

RTC: Address range 00'ED00h - 00'EDFFh is reserved for the RTC Module access. The RTC is enabled by setting XPEN bit 2 of the SYSCON register and bit 4 of the XPERCON register. Accesses to the RTC Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 100ns at 40 MHz CPU clock. No tristate waitstate is used.



PWM1: Address range 00'EC00h - 00'ECFFh is reserved for the PWM1 Module access. The PWM1 is enabled by setting XPEN bit 2 of the SYSCON register and bit 6 of the XPERCON register. Accesses to the PWM1 Module use demultiplexed addresses and a 16bit data bus (only word accesses are possible). Two waitstates give an access time of 100ns at 40 MHz CPU clock. No tristate waitstate is used. Only word access is allowed.

ASC1: Address range 00'E900h - 00'E9FFh is reserved for the ASC1 Module access. The ASC1 is enabled by setting XPEN bit 2 of the SYSCON register and bit 7 of the XPERCON register. Accesses to the ASC1 Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 100ns at 40 MHz CPU clock. No tristate waitstate is used.

SSC1: Address range 00'E800h - 00'E8FFh is reserved for the SSC1 Module access. The SSC1 is enabled by setting XPEN bit 2 of the SYSCON register and bit 8 of the XPERCON register. Accesses to the SSC1 Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 100ns at 40 MHz CPU clock. No tristate waitstate is used.

I2C: Address range 00'EA00h - 00'EAFFh is reserved for the I2C Module access. The I2C is enabled by setting XPEN bit 2 of the SYSCON register and bit 9 of the XPERCON register. Accesses to the I2C Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 100ns at 40 MHz CPU clock. No tristate waitstate is used.

X-Miscellaneous: Address range 00'EB00h - 00'EBFFh is reserved for the access to a set of XBUS additional features. They are enabled by setting XPEN bit 2 of the SYSCON register and bit 10 of the XPERCON register. Accesses to this additional features use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 100ns at 40 MHz CPU clock. No tristate waitstate is used. The following set of features are provided:

- CLKOUT programmable divider
- XBUS interrupt management registers
- ADC multiplexing on P1L register
- Port1L digital disable register for extra ADC channels
- CAN2 multiplexing on P4.5/P4.6
- CAN1-2 main clock prescaler
- Main Voltage Regulator disable for power-down mode
- TTL / CMOS threshold selection for Port0, Port1 and Port5

In order to meet the needs of designs where more memory is required than is provided on chip, up to 16 Mbytes of external memory can be connected to the microcontroller.

Visibility of XBUS peripherals

In order to keep the ST10F273M compatible with the ST10F168 / ST10F269, the XBUS peripherals can be selected to be visible on the external address / data bus. Different bits for X-Peripheral enabling in XPERCON register must be set. If these bits are cleared before the global enabling with XPEN bit in SYSCON register, the corresponding address space, port pins and interrupts are not occupied by the peripherals, thus the peripheral is not visible and not available. Refer to *Chapter 23: Register set on page 114*.



XPERCON and X-Peripheral clock gating

As already mentioned, the XPERCON register must be programmed to enable the single XBus modules separately. The XPERCON is a read/write ESFR register.

The new feature of Clock Gating has been implemented by means of this register: Once the EINIT instruction has been executed, all the peripherals (except RAMs and XMISC) not enabled in the XPERCON register are not be clocked. The clock gating can reduce power consumption and improve EMI when the user does not use all X-Peripherals.

Note: When the clock has been gated in the disabled peripherals, no Reset will be raised once the EINIT instruction has been executed.






Figure 4. ST10F273M memory mapping (XADRS3 = 800Bh - reset value)

57




Figure 5. ST10F273M memory mapping (XADRS3 = E009h - user programmed value)






5 Internal Flash memory

5.1 Overview

The on-chip Flash is composed of one matrix module of one bank of 512 Kbytes, named Bank0, that can be read and modified. This module is called IFlash because it is on the ST10 Internal bus.

Figure 6.	Flash structure
-----------	-----------------



The programming operations of the Flash are managed by an embedded Flash Program/Erase Controller (FPEC). The high voltages needed for Program/Erase operations are generated internally.

The Data bus is 32-bit wide for fetch accesses to IFlash. Read/write accesses to IFlash Control Registers area are 16-bit wide.

5.2 Functional description

5.2.1 Structure

Table 3 below shows the address space reserved for the Flash module.

 Table 3.
 Flash module address space

Description	Addresses	Size
IFlash sectors	0x00 0000 to 0x08 FFFF	512 Kbytes
Registers and Flash internal reserved area	0x0E 0000 to 0x0E FFFF	64 Kbytes

5.2.2 Module structure

The IFlash module is composed of a bank (Bank 0) of 512 Kbytes of program memory divided in 12 sectors (B0F0...B0F11). Bank 0 also contains a reserved sector named Test-Flash.



The Addresses from 0x0E 0000 to 0x0E FFFF are reserved for the Control Register Interface and other internal service memory space used by the Flash Program/Erase controller.

The following tables show the memory mapping of the Flash when it is accessed in read mode (*Table 4: Flash module sectorization (read operations)*), and when accessed in write or erase mode (*Table 5: Flash module sectorization (write operations, or ROMS1 = '1'*)).

Note:

With this second mapping, the first four sectors are remapped into code segment 1 (same as obtained setting bit ROMS1 in SYSCON register).

Table 4.			
Bank	Description	Addresses	Size (bytes)
	Bank 0 Flash 0 (B0F0)	0x00 0000 - 0x00 1FFF	8 K
	Bank 0 Flash 1 (B0F1)	0x00 2000 - 0x00 3FFF	8 K
	Bank 0 Flash 2 (B0F2)	0x00 4000 - 0x00 5FFF	8 K
	Bank 0 Flash 3 (B0F3)	0x00 6000 - 0x00 7FFF	8 K
	Bank 0 Flash 4 (B0F4)	0x01 8000 - 0x01 FFFF	32 K
В0	Bank 0 Flash 5 (B0F5)	0x02 0000 - 0x02 FFFF	64 K
DU	Bank 0 Flash 6 (B0F6)	0x03 0000 - 0x03 FFFF	64 K
	Bank 0 Flash 7 (B0F7)	0x04 0000 - 0x04 FFFF	64 K
	Bank 0 Flash 8 (B0F8)	0x05 0000 - 0x05 FFFF	64 K
	Bank 0 Flash 9 (B0F9)	0x06 0000 - 0x06 FFFF	64 K
	Bank 0 Flash 10 (B0F10 / B1F0) ⁽¹⁾	0x07 0000 - 0x07 FFFF	64 K
	Bank 0 Flash 11 (B0F11 / B1F1) ⁽¹⁾	0x08 0000 - 0x08 FFFF	64 K

 Table 4.
 Flash module sectorization (read operations)

 A single bank is implemented but the last two sectors can be seen as a Bank 1 in order to maintain compatibility with the Flash Programming routines developed for the ST10F273E (based on ST10F276E). This means that the Control and Status flags for the blocks B0F10 and B0F11 are duplicated to also be accessible as blocks B1F0 and B1F1.



Table 5.)		
Bank	Description	Addresses	Size (bytes)
	Bank 0 Test-Flash (B0TF)	0x00 0000 - 0x00 0FFF	4 K
	Bank 0 Flash 0 (B0F0)	0x01 0000 - 0x01 1FFF	8 K
	Bank 0 Flash 1 (B0F1)	0x01 2000 - 0x01 3FFF	8 K
	Bank 0 Flash 2 (B0F2)	0x01 4000 - 0x01 5FFF	8 K
	Bank 0 Flash 3 (B0F3)	0x01 6000 - 0x01 7FFF	32 K
	Bank 0 Flash 4 (B0F4)	0x01 8000 - 0x01 FFFF	64 K
B0	Bank 0 Flash 5 (B0F5)	0x02 0000 - 0x02 FFFF	64 K
	Bank 0 Flash 6 (B0F6)	0x03 0000 - 0x03 FFFF	64 K
	Bank 0 Flash 7 (B0F7)	0x04 0000 - 0x04 FFFF	64 K
	Bank 0 Flash 8 (B0F8)	0x05 0000 - 0x05 FFFF	64 K
	Bank 0 Flash 9 (B0F9)	0x06 0000 - 0x06 FFFF	64 K
	Bank 0 Flash 10 (B0F10 / B1F0) (1)	0x07 0000 - 0x07 FFFF	64 K
	Bank 0 Flash 11 (B0F11 / B1F1) (1)	0x08 0000 - 0x08 FFFF	8 K

 Table 5.
 Flash module sectorization (write operations, or ROMS1 = '1')

 A single bank is implemented but the last two sectors can be seen as a Bank 1 in order to maintain compatibility with the Flash Programming routines developed for the ST10F273E (based on ST10F276E). This means that the Control and Status flags for the blocks B0F10 and B0F11 are duplicated to also be accessible as blocks B1F0 and B1F1.

Table 5 above refers to the configuration when bit ROMS1 of SYSCON register is set.

When Bootstrap mode is entered:

- Test-Flash is seen and available for code fetches (address 0x00 0000)
- User IFlash is only available for read and write accesses
- Write accesses must be made with addresses starting in segment 1 from 0x01 0000, whatever ROMS1 bit in SYSCON value
- Read accesses are made in segment 0 or in segment 1 depending of ROMS1 value.

In Bootstrap mode, by default ROMS1 = 0, so the first 32 Kbytes of IFlash are mapped in segment 0.

Example:

In default configuration, to program address 0, the user must put the value 0x01 0000 in the FARL and FARH registers but to verify the content of the address 0, a read to 0x00 0000 must be performed.

The next *Table 6* shows the Control Register interface composition: This set of registers can be addressed by the CPU .



Name	Description	Addresses	Size	Bus size
FCR1 - 0	Flash control registers 1 - 0 High & Low	0x0E 0000 - 0x0E 0007	8 byte	
FDR1 - 0	Flash data registers 1 - 0 High & Low	0x0E 0008 - 0x0E 000F	8 byte	
FAR	Flash address registers	0x0E 0010 - 0x0E 0013	4 byte	
FER	Flash error register	0x0E 0014 - 0x0E 0015	2 byte	
FVWPIR-mirror	Flash non-volatile protection I registers mirrored	0x0E DFB0 - 0x0E DFB3	4 byte	16-bit (XBus)
FVWPIR	Flash volatile protection I registers	0x0E DFB4 - 0x0E DFB7	4 byte	(
FVAPR0	Flash volatile access protection register 0	0x0E DFB8 - 0x0E DFB9	2 byte	
FVAPR1	Flash non-volatile access protection register 1	0x0E DFBC - 0x0E DFBF	4 byte	
XFICR	XFlash Interface Control register (dummy register)	0x0E E000 - 0x0E E001	2 byte	

Table 6. Flash control registers summary

Note:

FVWPIR-mirror is a mirror of the FVWPIR to maintain software compatibility with the ST10F273E in the handling of the last two blocks B0F10/B1F0 and B0F11/B1F1.

XFICR is a dummy register that can be read and written (for compatibility with the ST10F273E) but its content has no effect on the XBus timings.

5.2.3 Low power mode

The Flash module is automatically switched off executing PWRDN instruction. The consumption is drastically reduced, but exiting this state can require a long time (t_{PD}).

Recovery time from Power-down mode for the Flash modules is anyway shorter than the main oscillator start-up time. To avoid any problem in restarting to fetch code from the Flash, it is important to size properly the external circuit on RPD pin.

Note: PWRDN instruction must not be executed while a Flash program/erase operation is in progress.

5.3 Write operation

The Flash module has a single register interface mapped in the XBus memory space 0x0E 0000 - 0x0E 0015. All the operations are enabled through four 16-bit control registers: Flash Control Register 1-0 High/Low (FCR1H/L-FCR0H/L). Eight other 16-bit registers are used to store Flash Address and Data for Program operations (FARH/L and FDR1H/L-FDR0H/L) and Write Operation Error flags (FER). All registers are accessible with 8- and 16-bit instructions (since they are mapped on the XBus).

Note: To have access to the Flash Control Registers used for program/erasing operations, bit 5 (XFLASHEN) in XPERCON register must be set.

Caution: During a Flash write operation any attempt to read the IFlash will output the invalid data 009Bh (corresponding, for code fetch, to the software trap 009Bh). This means that the



IFlash is not fetchable when a programming operation is active: **The write operation commands must be executed from another memory (**one of the on-chip RAMs **or** some **external memory)**.

Warning: During a Write operation, when bit LOCK of FCR0 is set, it is forbidden to write into the Flash Control Registers.

Power supply drop

If during a write operation the internal low voltage supply drops below a certain internal voltage threshold, any write operation running is suddenly interrupted and the module is reset to Read mode. At following Power-on, the interrupted Flash write operation must be repeated.

5.4 Flash control registers description

5.4.1 Flash control register 0 low (FCR0L)

The Flash Control Register 0 Low (FCR0L), together with the Flash Control Register 0 High (FCR0H), is used to enable and to monitor all the write operations on the IFlash. The user has no access in write mode to the Test-Flash (B0TF). Moreover, the Test-Flash block is seen by the user in Bootstrap mode only.

FCR0L (0x0E 0000)					FCR				Reset value: 0000h							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				F	Reserve	d				DBSY 1	BSY 0	LOCK	Rese	erved	BSY NVR	Res
					-					RO	RO	RO		-	RO	-

Table 7.	FCR0L register description
----------	----------------------------

Bit	Name	Function
15:7	-	Reserved. These bits must be left to their reset value (0).
6	DBSY1	Dummy Bank1 Busy It is a replication of the BSY0 bit: it is set whenever a write operation is on-going. This bit is emulating the BSY1 bit of the ST10F273E device. When write operations are on going on B0F10 and/or B0F11 blocks of the ST10F273M, this bit will be set in order to indicate that their equivalent B1F0 or B1F1 in the ST10F273E are busy.
5	BSY0	Bank0 Busy This bits indicate that a write operation is running in the Bank0. It is automatically set when bit WMS is set. When this bit is set every read access to the Bank0 will output invalid data (software trap 009Bh), while every write access will be ignored. At the end of the write operation or during a Program or Erase Suspend this bit is automatically reset and Flash Bank returns to read mode. After a Program or Erase Resume this bit is automatically set again.



Bit	Name	Function
4	LOCK	Flash registers access locked When this bit is set, it means that the access to the Flash Control Registers FCR0H/-FCR1H/L, FDR0H/L-FDR1H/L, FARH/L and FER is locked by the FPEC: any read access to the registers will output invalid data (software trap 009Bh) and any write access will be ineffective. LOCK bit is automatically set when the Flash bit WMS is set. This is the only bit the user can always access to detect the status of the Flash: once it is found low, the rest of FCR0L and all the other Flash registers are accessible by the user as well. Note that FER content can be read when LOCK is low, but its content is updated only when also BSYx bits are reset.
3:2	-	Reserved. These bits must be left to their reset value (0).
1	BSYNVR	Busy of Non-Volatile Registers This bit indicate that a write operation is running in the corresponding on "Non- volatile registers". They are automatically set when bit WMS is set. When this bit is set every read access to the IFlash will output the value 009Bh (software trap), while every write access to the IFlash will be ignored. At the end of the write operation or during a Program Suspend this bit is automatically reset and the IFlash returns to read mode. After a Program this bit is automatically set again.
0	-	Reserved. This bit must be left to its reset value (0).

Table 7. FCR0L register description (continued)

5.4.2 Flash control register 0 high (FCR0H)

The Flash Control Register 0 High (FCR0H) together with the Flash Control Register 0 Low (FCR0L) is used to enable and to monitor all the write operations on the IFlash. The user has no access in write mode to the Test-Flash (B0TF). Moreover, the Test-Flash block is seen by the user in Bootstrap mode only.

FCR0H (0x0E 0002)							FCR						Reset value: 0000h			
15	14	13	12	11	10	9	8	7	6	5	4	3 2 1 0				
WMS	SUSP	WPG	DWPG	SER	Reserved SPR			DS MOD	Reserved							
RS	RW	RW	RW	RW	-		RW	RW				-				

Table 8. FCR0H register description

Bit	Name	Function
15	WMS	 Write mode start This bit must be set to start every write operation in the Flash module. At the end of the write operation or during a Suspend, this bit is automatically reset. To resume a suspended operation, this bit must be set again. It is forbidden to set this bit if bit ERR of FER is high (the operation is not accepted). It is also forbidden to start a new write (program or erase) operation (by setting WMS high) when bit SUSP of FCR0 is high. Resetting this bit by software has no effect.



Table	-	CR0H register description (continued)
Bit	Name	Function
14	SUSP	Suspend This bit must be set to suspend the current Program (Word or Double Word) or Sector Erase operation in order to read data in another part of the Flash. The Suspend operation resets the Bank0 to normal read mode (automatically resetting bits BSYx). When in Program Suspend, the Flash module accepts only the following operations: Read and Program Resume. When in Erase Suspend the module accepts only the following operations: Read, Erase Resume. To resume a suspended operation, the WMS bit must be set again, together with the selection bit corresponding to the operation to resume (WPG, DWPG, SER). ⁽¹⁾
13	WPG	Word program This bit must be set to select the Word (32 bits) Program operation in the Flash module. The Word Program operation allows to program 0s in place of 1s. The Flash Address to be programmed must be written in the FARH/L registers, while the Flash Data to be programmed must be written in the FDR0H/L registers before starting the execution by setting bit WMS. WPG bit is automatically reset at the end of the Word Program operation.
12	DWPG	Double word program This bit must be set to select the Double Word (64 bits) Program operation in the Flash module. The Double Word Program operation allows to program 0s in place of 1s. The Flash Address in which to program (aligned with even words) must be written in the FARH/L registers, while the two Flash Data words to be programmed must be written in the FDR0H/L registers (even word) and FDR1H/L registers (odd word) before starting the execution by setting bit WMS. DWPG bit is automatically reset at the end of the Double Word Program operation.
11	SER	Sector erase This bit must be set to select the Sector Erase operation. The Sector Erase operation allows to erase all the Flash locations to value 0xFFFF. From 1 to all of Bank0's sectors (excluding Test-Flash) can be selected to be erased through bits BxFy of FCR1H/L registers before starting the execution by setting bit WMS. It is not necessary to preprogram the sectors to 0, because this is done automatically. SER bit is automatically reset at the end of the Sector Erase operation.
10:9	-	Reserved. This bit must be left to their reset value (0).
8	SPR	Set protection This bit must be set to select the Set Protection operation. The Set Protection operation allows to program 0s in place of 1s in the Flash Non-Volatile Protection Registers. The Flash Address in which to program must be written in the FARH/L registers, while the Flash Data to be programmed must be written in the FDR0H/L before starting the execution by setting bit WMS. A sequence error is flagged by bit SEQER of FER if the address written in FARH/L is not in the range 0x0E DFB0- 0x0E DFBF. SPR bit is automatically reset at the end of the Set Protection operation.
7	DSMOD	Dummy Select Module This is a dummy SMOD bit that is maintaining software compatibility with the ST10F273E where it must be set before every Write Operation to the IFlash. It has no effect in the ST10F273M.
6:0	-	Reserved. These bits must be kept to their reset value (0).

Table 8. FCR0H register descrip	ption (continued)
---------------------------------	-------------------

1. It is forbidden to start a new Write operation with bit SUSP already set.



5.4.3 Flash control register 1 low (FCR1L)

The Flash Control Register 1 Low (FCR1L), together with Flash Control Register 1 High (FCR1H), is used to select the sectors to erase or during any write operation, to monitor the status of each sector and bank.

FCR1	IL (0x0	E 0004	4)			FCR						Reset value: 0000h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved					B0F 10	B0F 9	B0F 8	B0F 7	B0F 6	B0F 5	B0F 4	B0F 3	B0F 2	B0F 1	B0F 0
- R				RS	RS	RS	RS	RS	RS	RS	RS	RS	RS	RS	RS

Table 9. FCR1L register description

Bit	Name	Function
15:12	-	Reserved. These bits must be kept to their default value (0).
11:10	B0F11 B0F10	 Bank0 IFlash sector 11:10 status These bits are a copy of bits B0F10 and B0F11 in FCR1H. It is possible use these bits as well as the bits B0F10/B1F0 and B0F11/B1F1 in FCR1H. To preserve compatibility with the ST10F273E, these bits must be left at their default value '0' and the FCR1H register must be used.
9:0	B0F9 B0F0	Bank 0 IFlash sector 9:0 status These bits must be set during a Sector Erase operation to select the sectors to erase in Bank 0. Besides, during any erase operation, these bits are automatically set and give the status of the first 10 sectors of Bank 0 (B0F9- B0F0). The meaning of B0Fy bit for Sector y of Bank 0 is given by <i>Table 11:</i> <i>Bank (BxS) and sectors (BxFy) status bits meaning.</i> These bits are automatically reset at the end of a Write operation if no errors are detected.

5.4.4 Flash control register 1 high (FCR1H)

The Flash Control Register 1 High (FCR1H), together with Flash Control Register 1 Low (FCR1L), is used to select the sectors to erase or during any write operation, to monitor the status of each sector and bank.

FCR ²	1H (0×	0E 00	06)			FCR							Reset value: 0000h			
15	14	13	12	11	10	9	8	7	6	5	2	1	0			
Reserved DB1							B0S			Rese	erved			B0F11 /B1F1	B0F10 /B1F0	
			-			RS	RS				-			RS	RS	



Bit	Name	Function
15:10	-	Reserved. These bits must be kept to their default value (0).
9	DB1S	Dummy Bank1 status This is a replication of B0S bit. In order to maintain compatibility with the ST10F273E where operations on the last 2 sectors were flagged in this position.
8	B0S	Bank0 status During any erase operation, this bit is automatically modified and gives the status of the Bank 0. The meaning of B0S bit is given in the next <i>Table 11:</i> <i>Bank (BxS) and sectors (BxFy) status bits meaning.</i> This bit is automatically reset at the end of a erase operation if no errors are detected.
7:2	-	Reserved. These bits must be kept to their default value (0).
1:0	B0F10/B1F0 B0F11/B1F1	Bank0 IFlash sector 11:10 status / Bank1 IFlash sector 1:0 status These bits must be set during a Sector Erase operation to select the last 2 sectors of Bank0. Besides, during any erase operation, these bits are automatically set and give the status of the last two sectors of Bank0 (B0F11-B0F10). The meaning of B0Fy bit for Sector y of Bank 0 is given by the next <i>Table 11: Bank (BxS) and sectors (BxFy) status bits meaning</i> . These bits are automatically reset at the end of a Write operation if no errors are detected. <i>Note: These bits can also be seen as selecting the two sectors of Bank1 for</i> <i>compatibility with the ST10F273E</i> .

Table 10. FCR1H register description

Table 11.	Bank (BxS)) and sectors	(BxFy)	status bits meaning
-----------	------------	---------------	--------	---------------------

Operation		BxS = 1 meaning	ByEy - 1 mooning				
Erase	Suspend	DX3 = 1 meaning	BxFy = 1 meaning				
1	-	Erase error	Erase error in sector y				
0	1	Erase suspended in bank x	Erase suspended in sector y of bank x				
0	0	Don't care	Don't care				

5.4.5 Flash data register 0 low (FDR0L)

During program operations, the Flash Address Registers (FARH/L) are used to store the Flash address in which to program and the Flash Data Registers (FDR1H/L-FDR0H/L) are used to store the Flash data to program.

FDRO)L (0x0		FCR						Reset value: FFFFh						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DIN 15	DIN 14	DIN 13	DIN 12	DIN 11	DIN 10	DIN 9	DIN 8	DIN 7	DIN 6	DIN 5	DIN 4	DIN 3	DIN 2	DIN 1	DIN 0
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW



Bit	Name	Function
15:0	DIN[15:0]	Data input 15:0 These bits must be written with the Data to program in Flash during the following operations: Word Program (32-bit), Double Word Program (64-bit) and Set Protection.

Table 12. FDR0L register description

5.4.6 Flash data register 0 high (FDR0H)

FDR0H (0x0E 000A)							FCR					Reset value: FFFFh			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DIN 31	DIN 30	DIN 29	DIN 28	DIN 27	DIN 26	DIN 25	DIN 24	DIN 23	DIN 22	DIN 21	DIN 20	DIN 19	DIN 18	DIN 17	DIN 16
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Table 13. FDR0H register description

	Bit	Name	Function
1	15:0	DIN[31:16]	Data input 31:16 These bits must be written with the Data to program in Flash during the following operations: Word Program (32-bit), Double Word Program (64-bit) and Set Protection.



5.4.7 Flash data register 1 low (FDR1L)

FDR1	L (0x0	E 0000	C)				FCR					F	Reset	alue:	FFFFh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DIN15	DIN14	DIN13	DIN12	DIN11	DIN10	DIN9	DIN8	DIN7	DIN6	DIN5	DIN4	DIN3	DIN2	DIN1	DIN0
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Table 14. FDR1L register description

Bit	Name	Function
15:0	DIN[15:0]	Data input 15:0 These bits must be written with the Data to program in Flash during the following operations: Double Word Program (64-bit) and Set Protection.

5.4.8 Flash data register 1 high (FDR1H)

F	DR1	H (0x0	E 000	E)				FCR					F	Reset	/alue:	FFFFh
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
۵	DIN31	DIN30	DIN29	DIN28	DIN27	DIN26	DIN25	DIN24	DIN23	DIN22	DIN21	DIN20	DIN19	DIN18	DIN17	DIN16
	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Table 15.FDR1H register description

Bit	Name	Function
15:0	DIN[31:16]	Data input 31:16 These bits must be written with the Data to program in Flash during the following operations: Double Word Program (64-bit) and Set Protection.

5.4.9 Flash address register low (FARL)

FARL	(0x0E	0010)					FCR				Reset value: 000					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ADD15	ADD14	ADD13	ADD12	ADD11	ADD10	ADD9	ADD8	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	Rese	rved	
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW		-	

Table 16. FARL register description

Bit	Name	Function
15:2	ADD[15:2]	Address 15:2 These bits must be written with the Address of the Flash location to program during the following operations: Word Program (32-bit) and Double Word Program (64-bit). In Double Word Program bit ADD2 must be written to '0'.
1:0	-	Reserved. These bits must be kept to their default value (0).



5.4.10 Flash address register high (FARH)

FARH	(0x0E	0012)				FCR						Reset value: 0000h					
15	15 14 13 12 11 10 9 8 7 6 5											3	2	1	0		
Reserved											ADD 20	ADD 19	ADD 18	ADD 17	ADD 16		
-											RW	RW	RW	RW	RW		

Table 17. FARH register description

Bit	Name	Function
4:0	ADD20 ADD6	Address 20:16 These bits must be written with the Address of the Flash location to program during the following operations: Word Program and Double Word Program.
15:5	-	Reserved. These bits must be kept to their default value (0).

5.4.11 Flash error register (FER)

The Flash error register, as well as all the other Flash registers, can be read only once the LOCK bit of register FCR0L is low. Nevertheless, the FER content is updated after completion of the Flash operation, that is, when BSYx bits are reset. Therefore, the FER content can only be read once the LOCK and BSYx bits are cleared.

FER (0xE 00	14h)						FCR			Reset value: 0000h				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		F	Reserved	b			WPF	RESER	SEQER	Rese	erved	10ER	PGER	ERER	ERR
			-				RC	RC	RC		-	RC	RC	RC	RC

Table 18.FER register bits

Bit	Name	Function
15:9	-	Reserved. These bits must be kept to their default value (0).
8	WPF	Write protection flag This bit is automatically set when trying to program or erase in a sector write protected. In case of multiple Sector Erase, the not protected sectors are erased, while the protected sectors are not erased and bit WPF is set. This bit must be cleared by software.
7	RESER	Resume error This bit is automatically set when a suspended Program or Erase operation is not resumed correctly due to a protocol error. In this case the suspended operation is aborted. This bit must be cleared by software.
6	SEQER	Sequence error This bit is automatically set when the control registers (FCR1H/L-FCR0H/L, FARH/L, FDR1H/L-FDR0H/L) are not correctly filled to execute a valid Write Operation. In this case no Write Operation is executed. This bit must be cleared by software.
5:4	-	Reserved. These bits must be kept to their default value (0).



Bit	Name	Function
3	10ER	1 over 0 error This bit is automatically set when trying to program at 1 bits previously set at 0 (this does not happen when programming the Protection bits). This error is not due to a failure of the Flash cell, but only flags that the desired data has not been written. This bit must be cleared by software.
2	PGER	Program error This bit is automatically set when a Program error occurs during a Flash write operation. This error is due to a real failure of a Flash cell, that can no more be programmed. The word where this error occurred must be discarded. This bit must be cleared by software.
1	ERER	Erase error This bit is automatically set when an Erase error occurs during a Flash write operation. This error is due to a real failure of a Flash cell, that can no more be erased. This kind of error is fatal and the sector where it occurred must be discarded. This bit must be cleared by software.
0	ERR	Write error This bit is automatically set when an error occurs during a Flash write operation or when a bad write operation setup is done. Once the error has been discovered and understood, ERR bit must be cleared by software.

 Table 18.
 FER register bits (continued)

5.4.12 XFlash interface control dummy register (XFICR)

XFICR	(0x0E	E E000	0)					FCR			Reset value: 0007h					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved													WS2	WS1	WS0	
- · ·												RW	RW	RW	RW	

 Table 19.
 XFlash interface control register

Bit	Name	Function
3:0	WS3WS0	Dummy Wait States 3:0 In the ST10F273E, these bits were used to configure the number of wait- states to access the XFlash. As there is no XFlash on the ST10F273M, these bits have no effect. This register is implemented for software compatibility with the ST10F273E.
15:4	-	Reserved. These bits must be kept to their default value (0).

5.5 Protection strategy

The protection bits are stored in Non-Volatile Flash cells that are read once at reset and stored in five Volatile registers. Before they are read from the Non-Volatile cells, all the available protections are forced active during reset.



Note: The protection bits in the Non-Volatile registers are programmable one time and this programing is permanent. Temporary unprotection will be handled with their Volatile equivalent.

The protections can be programmed using the Set Protection operation (see Section 5.4: *Flash control registers description*) that must be executed from the on-chip RAMs or from external memories.

Two kind of protections are available:

- write protections to avoid unwanted writings
- access protections to avoid piracy

The next sections show the different level of protections and highlight the architecture limitations.

5.5.1 Protection registers

The five Non-Volatile Protection Registers are one-time programmable for the user.

Two registers, FVWPIRL and FVWPIRH, are used to store the Write Protection fuses for each sector IFlash module. The other three registers (FNVAPR0 and FNVAPR1L/H) are used to store the Access Protection fuses.

Note: On-going protection operations are flagged with BSYNVR, bit 1 of FCR0L register.

5.5.2 Flash non-volatile write protection I register low (FNVWPIRL)

I	FNVW	PIRL ((0x0E [OFB4)					NVR			Delivery value: FFFFh					
	15	14	13	12	11	10	9	8	7	6	4	3	2	1	0		
		Rese	erved		W0P 11	W0P 10	W0P 9	W0P 8	W0P 7	W0P 6	W0P 5	W0P 4	W0P 3	W0P 2	W0P 1	W0P 0	
-					RO	RO	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	

Table 20.FNVWPIRL register bits

Bit	Name	Function								
15:12	-	Reserved. These bits must be left to their default value '1' when programming PVWPIRL.								
11:10	W0P11 W0P10	Read-Only for Write protection Bank0 sectors 11 and 10 These bits must be left to their default value '1' when programming FVWPIRL (they can not be used to set write protection on sectors B0F11 and B0F10). After a protection command, these bits will reflect the value of bit 0 and 1 of FVWPIRH register (W0P11 and W0P10).								
9:0	W0P9 W0P0	Write protection bank 0 / sectors 9-0 These bits, if programmed at 0, disable any write access to the sectors of Bank 0 (IFlash).								



5.5.3 Flash non-volatile write protection I register high (FNVWPIRH)

FNVWPIRH (0x0E DFB6) NVR 15 14 13 12 11 10 9 8 7 6 5 4 3 Reserved				De	livery	ivery value: FFFFh										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Rese	erved							W0P11- W1P1	W0P10- W1P0
								-							RW	RW

Table 21.FNVWPRIH register bits

Bit	Name	Function							
15:2	-	Reserved. These bits must be left to their default value '1'.							
1:0	W0P11/W1P1 W0P10/W1P0	Write protection Bank0 - sectors 11:10 / Write protection Bank1 - sectors 1:0 These bits, if programmed at 0, disable any write access to the selected sectors.							

5.5.4 Flash non-volatile write protection I register low Mirror (FNVWPIRL-m)

15 14 13 12 11 10 9 8 7 6 5 4 3 2 WOP	15	13 12 11 10 9 8	8 7 6	5 4 3	2 1 0
WOP			0 1 0	0 1 0	2 1 0
Reserved 11 10 9 8 7 6 5 4 3 2		served			WOPWOPWOP210

- RO RO RW This register is mirroring the register at FVWPIRL (address 0x0E DFB4). It is intended to maintain software compatibility with the ST10F273E.

In applications ported from a ST10F273E, FVWPIRL-m register (address 0x0E DFB0) must be used to maintain the existing Flash drivers.

In applications ported from a ST10F272x, FVWPIRL register (address 0x0E DFB4) must be used to maintain existing drivers.

5.5.5 Flash non-volatile write protection I register high Mirror (FVWPIRH-m)

FVWPIRH-m (0x0E DFB2 NVR Delivery value: FFFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reserved W0P11-W0P1 W1P1					FFFFh										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Rese	erved								
							-							RW	RW

This register is mirroring the register at FVWPIRH (address 0x0E DFB6). It is intended to maintain software compatibility with the ST10F273E.

In applications ported from a ST10F273E, FVWPIRH-m register (address 0x0E DFB2) must be used to maintain the existing Flash drivers.

In applications ported from a ST10F272x, FVWPIRH register (address 0x0E DFB6) must be used to maintain existing drivers.



5.5.6 Flash non-volatile access protection register 0 (FNVAPR0)

FNVA	PR0 (0	x0E D	FB8)					NVR				Del	DBGP ACCP				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						Reserved											
							-							RW	RW		

Table 22. FNVAPR0 register bits

Bit	Name	Description
15:2	-	Reserved. These bits must be left to their default value.
1	DBGP	Debug protection This bit, if erased at 1, allows to bypass all the protections using the Debug features through the Test Interface. If programmed at 0, on the contrary, all the debug features, the Test Interface and all the Flash Test modes are disabled. Even STMicroelectronics will not be able to access the device to run any eventual failure analysis.
0	ACCP	Access protection This bit, if programmed at 0, disables any access (read/write) to data mapped inside IFlash Module address space, unless the current instruction is fetched from IFlash.

5.5.7 Flash non-volatile access protection register 1 low (FNVAPR1L)

FNVA	PR1L	(0x0E	DFBC))				NVR			Delivery value: FFF					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
PDS1 5	PDS1 4	PDS1 3	PDS1 2	PDS1 1	PDS1 0	PDS 9	PDS 8		PDS 6	PDS 5		PDS 3	PDS 2	PDS 1	PDS 0	
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	

Table 23. FNVAPR1L register bits

Bit	Name	Function
15:0	PDS15 PDS0	Protections disable15-0 If bit PDSx is programmed at 0 and bit PENx is erased at 1, the action of bit ACCP is disabled. Bit PDS0 can be programmed at 0 only if both bits DBGP and ACCP have already been programmed at 0. Bit PDSx can be programmed at 0 only if bit PENx-1 has already been programmed at 0.



5.5.8 Flash non-volatile access protection register 1 high (FNVAPR1H)

FNVA	PR1F	l (0x0	e dfe	BE)				NVR				Delivery value: FFFFh					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
PEN1 5	PEN1 4	PEN1 3	PEN1 2	PEN1 1	PEN1 0	PEN 9	PEN 8	PEN 7	PEN 6	PEN 5	PEN 4	PEN 3	PEN 2	PEN 1	PEN 0		
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW		

Table 24. FNVAPR1H register bits

Bit	Name	Function
15:0	PEN15 PEN0	Protections enable 15-0 If bit PENx is programmed at 0 and bit PDSx+1 is erased at 1, the action of bit ACCP is enabled again. Bit PENx can be programmed at 0 only if bit PDSx has already been programmed at 0.

5.5.9 Access protection

The IFlash module has one level of access protection (access to data both in Reading and Writing): If bit ACCP of FNVAPR0 is programmed at 0, the IFlash module becomes access protected, meaning data in the IFlash module can be read only if the current execution is from the IFlash module itself.

Protection can be permanently disabled by programming bit PDS0 of FNVAPR1H (user operation before returning parts to STMicroelectronics for analysis). Protection can be permanently enabled again by programming bit PEN0 of FNVAPR1L. The action to disable and enable again Access Protections in a permanent way can be executed a maximum of 16 times.

Trying to write into the access protected Flash from internal RAM or external memories will be unsuccessful. Trying to read into the access protected Flash from internal RAM or external memories will output a dummy data (software trap 009Bh).

When the Flash module is protected in access, data access through PEC of a peripheral is also forbidden. To read/write data in PEC mode from/to a protected Bank, it is necessary to first temporarily unprotect the Flash module.

The following table summarizes all possible Access Protection levels: In particular, it shows what is possible and not possible to do when fetching from a memory (see fetch location column) supposing all possible access protections are enabled.

Fetch location	Read IFlash / Jump to IFlash	Read XRAM or external memory / Jump to XRAM or external memory	Read Flash registers	Write Flash registers
Fetching from IFlash	Yes / Yes	Yes / Yes	Yes	Yes
Fetching from IRAM	No / Yes	Yes / Yes	Yes	No

Table 25. Summary of access protection level



Fetch location	Read IFlash / Jump to IFlash	Read XRAM or external memory / Jump to XRAM or external memory	Read Flash registers	Write Flash registers
Fetching from XRAM	No / Yes	Yes / Yes	Yes	No
Fetching from external memory	No / Yes	Yes / Yes	Yes	No

Table 25. Summary of access protection level (continued)

5.5.10 Write protection

The Flash modules have one level of Write Protections: Each sector can be Software Write Protected by programming at 0 the related bit WyPx in FNVWPIRL/H register.

5.5.11 Temporary unprotection

Bits WyPx of FNVWPIRL/H can be temporarily unprotected by executing the Set Protection operation and writing 1 into these bits.

Bit ACCP can be temporarily unprotected by executing the Set Protection operation and writing are executed from IFlash.

To restore the write access protection bits it is necessary to reset the microcontroller or to execute a Set Protection operation and write 0 into the desired bits.

In reality, when a temporary unprotection operation is executed, the corresponding volatile register is written to 1, while the non-volatile registers bits previously written to 0 (for a protection set operation), will continue to maintain the 0. For this reason, the user software must be in charge to track the current protection status (for instance using a specific RAM area), it is not possible to deduce it by reading the non-volatile register content (a temporary unprotection cannot be detected).

5.6 Write operation examples

In the following, examples for each kind of Flash write operation are presented.

The examples are showing the sequence of instructions needed to start an operation. Write operations should be followed by a status check (FER register).

Note: After a write operation has started, the Flash control registers are not accessible for a short time. The LOCK bit, bit 4 of FCR0L register, must be polled in order to know when the Flash control registers can be accessed again (LOCK = '1': no access to Flash control registers).

Write operation on IBus registers is 16 bits wide.

Word program

Example: 32-bit Word Program of data 0xAAAAAAA at address 0x025554

FCROH = 0x2000;	/*Set WPG in FCROH*/
FARL = $0x5554;$	/*Load Add in FARL*/
FARH = $0 \times 0002;$	/*Load Add in FARH*/
FDROL = 0xAAAA;	/*Load Data in FDR0L*/
FDROH = 0xAAAA;	/*Load Data in FDROH*/



FCR0H| = 0x8000; /*Operation start*/

Double word program

.

Example: Double Word Program (64-bit) of data 0x55AA55AA at address 0x035558 and data 0xAA55AA55 at address 0x03555C.

$= 0 \times 1000;$	/*Set DWPG in FCROH*/
= 0x5558;	/*Load Add in FARL*/
= 0x0003;	/*Load Add in FARH*/
= 0x55AA;	/*Load Data in FDR0L*/
= 0x55AA;	/*Load Data in FDR0H*/
= 0xAA55;	/*Load Data in FDR1L*/
= 0xAA55;	/*Load Data in FDR1H*/
= 0x8000;	/*Operation start*/
	<pre>= 0x0003; = 0x55AA; = 0x55AA; = 0xAA55; = 0xAA55;</pre>

Double Word Program is always performed on the Double Word aligned on an even Word: bit ADD2 of FARL is ignored.

Sector erase

Example: Sector Erase of sectors B0F1 and B0F0 of Bank 0.

FCROH	= 0x0800;	/*Set SER in FCROH*/
FCR1L	= 0x0003;	/*Set B0F1, B0F0*/
FCROH	$ = 0 \times 8000;$	/*Operation start*/

Suspend and resume

Word Program, Double Word Program, and Sector Erase operations can be suspended in the following way:

FCR0H |= 0x4000; /*Set SUSP in FCR0H*/

Then the operation can be resumed in the following way:

FCR0H	$ = 0 \times 0800 i$	/*Set SER in FCROH*/
FCR0H	= 0x8000;	/*Operation resume*/

Before resuming a suspended Erase, FCR1H/FCR1L must be read to check if the Erase is already completed (FCR1H = FCR1L = 0x0000 if Erase is complete). Original setup of Select Operation bits in FCR0H/L must be restored before the operation resume, otherwise the operation is aborted and bit RESER of FER is set.

Set protection

Example 1: Enable Write Protection of sectors B0F3-0 of Bank 0.

FCR0H	= 0x0100;	/*Set SPR in FCROH*/
FARL	= 0xDFB4;	/*Load Add of register FNVWPIR in FARL*/
FARH	$= 0 \times 000 E;$	/*Load Add of register FNVWPIR in FARH*/
FDROL	= 0xFFF0;	/*Load Data in FDR0L*/
FDROH	= 0xffff;	/*Load Data in FDR0H*/
FCR0H	$ = 0 \times 8000;$	/*Operation start*/

Example 2: Enable Access and Debug Protection.

FCR0H |= 0x0100; /*Set SPR in FCR0H*/



FARL	= 0xDFB8;	/*Load Add of register FNVAPR0 in FARL*/
FARH	$= 0 \times 000 E;$	/*Load Add of register FNVAPR0 in FARH*/
FDR0L	= 0xFFFC;	/*Load Data in FDR0L*/
FCR0H	= 0x8000;	/*Operation start*/

Example 3: Disable in a permanent way Access and Debug Protection.

FCR0H	$= 0 \times 0100;$	/*Set SPR in FCR0H*/
FCR0H	$= 0 \times 0100;$	/*Set SPR in FCR0H*/
FARL	= 0xDFBC;	/*Load Add of register FNVAPR1L in FARL*/
FARH	$= 0 \times 000 E;$	/*Load Add of register FNVAPR1L in FARH*/
FDR0L	= 0xFFFE;	/*Load Data in FDR0L for clearing PDS0*/
FCR0H	= 0x8000;	/*Operation start*/

Example 4: Enable again in a permanent way Access and Debug Protection, after having disabled them.

```
FCROH|= 0x0100; /*Set SPR in FCROH*/
FARL = 0xDFBC; /*Load Add register FNVAPR1H in FARL*/
FARH = 0x000E; /*Load Add register FNVAPR1H in FARH*/
FDROH = 0xFFFE; /*Load Data in FDROH to clear PEN0*/
FCROH |= 0x8000; /*Operation start*/
```

Disable and re-enable of Access and Debug Protection in a permanent way (as shown by examples 3 and 4) can be done for a maximum of 16 times.



5.7 Write operation summary

In general, each write operation is started through a sequence of three steps:

- 1. The first instruction is used to select the desired operation by setting its corresponding selection bit in the Flash Control Register 0.
- 2. The second step is the definition of the Address and Data for programming or the sectors to erase.
- 3. The last instruction is used to start the write operation, by setting the start bit WMS in the FCR0. This last instruction must not be executed from Flash.

Once selected, but not yet started, one operation can be canceled by resetting the operation selection bit.


Available Flash Module Write Operations are summarized in the following Table 26.

Operation	Select bit	Address and data	Start bit
Word Program (32-bit)	WPG	FARL/FARH FDR0L/FDR0H	
Double Word Program (64-bit)	DWPG	FARL/FARH FDR0L/FDR0H FDR1L/FDR1H	WMS
Sector Erase	SER	FCR1L/FCR1H	
Set Protection	SPR	FDR0L/FDR0H	
Program/Erase Suspend	SUSP	None	None

Table 26. Flash write operations

Figure 7 shows the complete flow needed for a Write operation.

Figure 7. Write operation control flow





6 Bootstrap loader

The ST10F273M implements Boot capabilities in order to:

- Support bootstrap via UART or bootstrap via CAN for the standard bootstrap
- Support a Selective Bootstrap Loader, to manage the bootstrap sequence in a different way

6.1 Selection among user-code, standard or selective bootstrap

The boot modes are triggered with a special combination set on Port0L[5...4]. Those signals, as other configuration signals, are latched on the rising edge of RSTIN pin.

- Decoding of reset configuration (P0L.5 = 1, P0L.4 = 1) selects the normal mode (also called User mode) and selects the user Flash to be mapped from address 00'0000h.
- Decoding of reset configuration (P0L.5 = 1, P0L.4 = 0) selects ST10 standard bootstrap mode (Test-Flash is active and overlaps user Flash for code fetches from address 00'0000h; user Flash is active and available for read accesses).
- Decoding of reset configuration (P0L.5 = 0, P0L.4 = 1) activates additional verifications to select which bootstrap software to execute:
 - if the User mode signature in the User Flash is programmed correctly, then a software reset sequence is selected and the User code is executed;
 - if the User mode signature is not programmed correctly in the user Flash, then the User key location is read again. Its value determines which communication channel will be enabled for bootstrapping.

P0.5	P0.4	ST10 decoding	
1	1	Jser mode: User Flash mapped at 00'0000h	
1	0	tandard Bootstrap Loader: User Flash mapped from 00'0000h, code fetches edirected to Test-Flash at 00'0000h	
0	1	Selective Boot mode: User Flash mapped from 00'0000h, code fetches redirected to Test-Flash at 00'0000h (different sequence execution compared standard Bootstrap Loader)	
0	0	Reserved	

Table 27. ST10F273M boot mode selection

6.2 Standard bootstrap loader

After entering the standard BSL mode and the respective initialization, the ST10F273M scans the RxD0 line and the CAN1_RxD line to receive either a valid dominant bit from the CAN interface or a start condition from the UART line.

Start condition on UART RxD: ST10F273M starts standard bootstrap loader. This bootstrap loader is identical to that of other ST10 devices (example: ST10F269, ST10F168).

Valid dominant bit on CAN1 RxD: ST10F273M start bootstrapping via CAN1.

Caution: As both UART_RxD and CAN1_RxD lines are polled to detect a start of communication, ensure a stable level on the unused channel by adding a pull-up resistor.



6.3 Alternate and selective boot mode (ABM and SBM)

6.3.1 Activation of the ABM and SBM

Alternate boot is activated with the combination '01' on Port0L[5..4] at the rising edge of $\overline{\text{RSTIN}}$.

6.3.2 User mode signature integrity check

The behavior of the Selective Boot mode is based on the computing of a signature between the content of two memory locations and a comparison with a reference signature. This requires that users who use Selective Boot have reserved and programmed the Flash memory locations.

6.3.3 Selective boot mode

When the user signature is not correct, instead of executing the Standard Bootstrap Loader (triggered by P0L.4 low at reset), additional check is made.

Depending on the value at the User key location, the following behavior occurs:

- A jump is performed to the Standard Bootstrap Loader
- Only UART is enabled for bootstrapping
- Only CAN1 is enabled for bootstrapping
- The device enters an infinite loop



7 Central processing unit (CPU)

The CPU includes a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been added for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Most of the ST10F273M's instructions can be executed in one instruction cycle which requires 50ns at 40 MHz CPU clock. For example, shift and rotate instructions are processed in one instruction cycle independent of the number of bits to be shifted.

Multiple-cycle instructions have been optimized: branches are carried out in 2 cycles, 16 x 16-bit multiplication in 5 cycles and a 32-/16-bit division in 10 cycles.

The jump cache reduces the execution time of repeatedly performed jumps in a loop, from 2 cycles to 1 cycle.

The CPU uses a bank of 16 word registers to run the current context. This bank of General Purpose Registers (GPR) is physically stored within the on-chip Internal RAM (IRAM) area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU.

The number of register banks is only restricted by the available Internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 2048 bytes is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register.

Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.




Figure 8. CPU block diagram (MAC unit not included)



7.1 Multiplier-accumulator unit (MAC)

The MAC co-processor is a specialized co-processor added to the ST10 CPU Core in order to improve the performances of the ST10 Family in signal processing algorithms.

The standard ST10 CPU has been modified to include new addressing capabilities which enable the CPU to supply the new co-processor with up to 2 operands per instruction cycle.

This new co-processor (so-called MAC) contains a fast multiply-accumulate unit and a repeat unit.

The co-processor instructions extend the ST10 CPU instruction set with multiply, multiplyaccumulate, 32-bit signed arithmetic operations.




Figure 9. MAC unit architecture

1. Shared with standard ALU

7.2 Instruction set summary

Table 28 lists the instructions of the ST10F273M. The detailed description of each instruction can be found in the *ST10 Family Programming Manual*.

Mnemonic	Description	Bytes
ADD(B)	Add word (byte) operands	2/4
ADDC(B)	Add word (byte) operands with Carry	2/4
SUB(B)	Subtract word (byte) operands	2/4
SUBC(B)	Subtract word (byte) operands with Carry	
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16-/16-bit)	2
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2
CPL(B)	Complement direct word (byte) GPR	2
NEG(B)	Negate direct word (byte) GPR	2
AND(B)	Bitwise AND, (word/byte operands)	2/4
OR(B)	Bitwise OR, (word/byte operands)	2/4
XOR(B)	Bitwise XOR, (word/byte operands)	2/4
BCLR	Clear direct bit	2
BSET	Set direct bit	2
BMOV(N)	Move (negated) direct bit to direct bit	4
BAND, BOR, BXOR	AND/OR/XOR direct bit with direct bit	4
BCMP	Compare direct bit to direct bit	4
BFLDH/L	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4
CMP(B)	Compare word (byte) operands	2/4
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2
SHL / SHR	Shift left/right direct word GPR	2
ROL / ROR	Rotate left/right direct word GPR	2
ASHR	Arithmetic (sign bit) shift right direct word GPR	2
MOV(B)	Move word (byte) data	2/4
MOVBS	Move byte operand to word operand with sign extension	2/4
MOVBZ	Move byte operand to word operand with zero extension	2/4
JMPA, JMPI, JMPR	Jump absolute/indirect/relative if condition is met	4
JMPS	Jump absolute to a code segment	4

Table 28. Standard instruction set summary



Mnemonic	Description	Bytes		
J(N)B	Jump relative if direct bit is (not) set	4		
JBC	Jump relative and clear bit if direct bit is set			
JNBS	Jump relative and set bit if direct bit is not set	4		
CALLA, CALLI, CALLR	Call absolute/indirect/relative subroutine if condition is met	4		
CALLS	Call absolute subroutine in any code segment	4		
PCALL	Push direct word register onto system stack and call absolute subroutine	4		
TRAP	Call interrupt service routine via immediate trap number	2		
PUSH, POP	Push/pop direct word register onto/from system stack	2		
SCXT	Push direct word register onto system stack and update register with word operand	4		
RET	Return from intra-segment subroutine	2		
RETS	Return from inter-segment subroutine			
RETP	Return from intra-segment subroutine and pop direct word register from system stack	2		
RETI	Return from interrupt service subroutine	2		
SRST	Software Reset	4		
IDLE	Enter Idle mode	4		
PWRDN	Enter Power-down mode (supposes NMI-pin being low)	4		
SRVWDT	Service Watchdog Timer	4		
DISWDT	Disable Watchdog Timer	4		
EINIT	Signify End-of-Initialization on RSTOUT-pin	4		
ATOMIC	Begin ATOMIC sequence	2		
EXTR	Begin EXTended Register sequence	2		
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4		
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4		
NOP	Null operation	2		

Table 28. Standard instruction set summary (continued)



7.3 MAC co-processor specific instructions

Table 29 lists the MAC instructions of the ST10F273M. The detailed description of each instruction can be found in the *ST10 Family Programming Manual*. Note that all MAC instructions are encoded on 4 bytes.

Mnemonic	Description
CoABS	Absolute value of the accumulator
CoADD(2)	Addition
CoASHR(rnd)	Accumulator arithmetic shift right & optional round
CoCMP	Compare accumulator with operands
CoLOAD(-,2)	Load accumulator with operands
CoMAC(R,u,s,-,rnd)	(Un)signed/(Un)Signed Multiply-Accumulate & Optional Round
CoMACM(R)(u,s,-,rnd)	(Un)Signed/(Un)signed multiply-accumulate with parallel data move & optional round
CoMAX / CoMIN	maximum / minimum of operands and accumulator
CoMOV	Memory to memory move
CoMUL(u,s,-,rnd)	(Un)signed/(Un)signed multiply & optional round
CoNEG(rnd)	Negate accumulator & optional round
CoNOP	No-operation
CoRND	Round accumulator
CoSHL / CoSHR	Accumulator logical shift left / right
CoSTORE	Store a MAC unit register
CoSUB(2,R)	Subtraction

Table 29. MAC instruction set summary



8 External bus controller

All of the external memory accesses are performed by the on-chip external bus controller.

The EBC can be programmed to single chip mode when no external memory is required, or to one of four different external memory access modes:

- 16- / 18- / 20- / 24-bit addresses and 16-bit data, demultiplexed
- 16- / 18- / 20- / 24-bit addresses and 16-bit data, multiplexed
- 16- / 18- / 20- / 24-bit addresses and 8-bit data, multiplexed
- 16- / 18- / 20- / 24-bit addresses and 8-bit data, demultiplexed

In demultiplexed bus modes addresses are output on PORT1 and data is input / output on PORT0 or P0L, respectively. In the multiplexed bus modes both addresses and data use PORT0 for input / output.

Timing characteristics of the external bus interface (memory cycle time, memory tri-state time, length of ALE and read / write delay) are programmable giving the choice of a wide range of memories and external peripherals.

Up to four independent address windows may be defined (using register pairs ADDRSELx / BUSCONx) to access different resources and bus characteristics.

These address windows are arranged hierarchically where BUSCON4 overrides BUSCON3 and BUSCON2 overrides BUSCON1.

All accesses to locations not covered by these four address windows are controlled by BUSCON0. Up to five external \overline{CS} signals (four windows plus default) can be generated in order to save external glue logic. Access to very slow memories is supported by a 'Ready' function.

A HOLD / HLDA protocol is available for bus arbitration which shares external resources with other bus masters.

The bus arbitration is enabled by setting bit HLDEN in register PSW. After setting HLDEN once, pins P6.7...P6.5 (BREQ, HLDA, HOLD) are automatically controlled by the EBC. In master mode (default after reset) the HLDA pin is an output. By setting bit DP6.7 to '1' the slave mode is selected where pin HLDA is switched to input. This directly connects the slave controller to another master controller without glue logic.

For applications which require less external memory space, the address space can be restricted to 1 Mbyte, 256 Kbytes or to 64 Kbytes. Port 4 outputs all eight address lines if an address space of 16 Mbytes is used, otherwise four, two or no address lines.

Chip select timing can be made programmable. By default (after reset), the \overline{CSx} lines change half a CPU clock cycle after the rising edge of ALE. With the CSCFG bit set in the SYSCON register the \overline{CSx} lines change with the rising edge of ALE.

The active level of the READY pin can be set by bit RDYPOL in the BUSCONx registers. When the READY function is enabled for a specific address window, each bus cycle within the window must be terminated with the active level defined by bit RDYPOL in the associated BUSCON register.



9 Interrupt system

The interrupt response time for internal program execution is from 125ns to 300ns at 40 MHz CPU clock.

The ST10F273M architecture supports several mechanisms for fast and flexible response to service requests that can be generated from various sources (internal or external) to the microcontroller. Any of these interrupt requests can be serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single Byte or Word data transfer between any two memory locations with an additional increment of either the PEC source or destination pointer. An individual PEC transfer counter is implicitly decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited to perform the transmission or the reception of blocks of data. The ST10F273M has eight PEC channels, each of them offers such fast interrupt-driven data transfer capabilities.

An interrupt control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bit-field is dedicated to each existing interrupt source. Thanks to its related register, each source can be programmed to one of sixteen interrupt priority levels. Once starting to be processed by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge or both edges).

Fast external interrupts may also have interrupt sources selected from other peripherals; for example the CANx controller receive signals (CANx_RxD) and I²C serial clock signal can be used to interrupt the system.

Table 30 shows all the available ST10F273M interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.

Source of interrupt or PEC service request	Request flag	Enable flag	Interrupt vector	Vector location	Trap number
CAPCOM Register 0	CC0IR	CC0IE	CC0INT	00'0040h	10h
CAPCOM Register 1	CC1IR	CC1IE	CC1INT	00'0044h	11h
CAPCOM Register 2	CC2IR	CC2IE	CC2INT	00'0048h	12h
CAPCOM Register 3	CC3IR	CC3IE	CC3INT	00'004Ch	13h
CAPCOM Register 4	CC4IR	CC4IE	CC4INT	00'0050h	14h
CAPCOM Register 5	CC5IR	CC5IE	CC5INT	00'0054h	15h

	Table 30.	Interrupt sources
--	-----------	-------------------



Source of interrupt or PEC service request	Request flag	Enable flag	Interrupt vector	Vector location	Trap number
CAPCOM Register 6	CC6IR	CC6IE	CC6INT	00'0058h	16h
CAPCOM Register 7	CC7IR	CC7IE	CC7INT	00'005Ch	17h
CAPCOM Register 8	CC8IR	CC8IE	CC8INT	00'0060h	18h
CAPCOM Register 9	CC9IR	CC9IE	CC9INT	00'0064h	19h
CAPCOM Register 10	CC10IR	CC10IE	CC10INT	00'0068h	1Ah
CAPCOM Register 11	CC11IR	CC11IE	CC11INT	00'006Ch	1Bh
CAPCOM Register 12	CC12IR	CC12IE	CC12INT	00'0070h	1Ch
CAPCOM Register 13	CC13IR	CC13IE	CC13INT	00'0074h	1Dh
CAPCOM Register 14	CC14IR	CC14IE	CC14INT	00'0078h	1Eh
CAPCOM Register 15	CC15IR	CC15IE	CC15INT	00'007Ch	1Fh
CAPCOM Register 16	CC16IR	CC16IE	CC16INT	00'00C0h	30h
CAPCOM Register 17	CC17IR	CC17IE	CC17INT	00'00C4h	31h
CAPCOM Register 18	CC18IR	CC18IE	CC18INT	00'00C8h	32h
CAPCOM Register 19	CC19IR	CC19IE	CC19INT	00'00CCh	33h
CAPCOM Register 20	CC20IR	CC20IE	CC20INT	00'00D0h	34h
CAPCOM Register 21	CC21IR	CC21IE	CC21INT	00'00D4h	35h
CAPCOM Register 22	CC22IR	CC22IE	CC22INT	00'00D8h	36h
CAPCOM Register 23	CC23IR	CC23IE	CC23INT	00'00DCh	37h
CAPCOM Register 24	CC24IR	CC24IE	CC24INT	00'00E0h	38h
CAPCOM Register 25	CC25IR	CC25IE	CC25INT	00'00E4h	39h
CAPCOM Register 26	CC26IR	CC26IE	CC26INT	00'00E8h	3Ah
CAPCOM Register 27	CC27IR	CC27IE	CC27INT	00'00ECh	3Bh
CAPCOM Register 28	CC28IR	CC28IE	CC28INT	00'00F0h	3Ch
CAPCOM Register 29	CC29IR	CC29IE	CC29INT	00'0110h	44h
CAPCOM Register 30	CC30IR	CC30IE	CC30INT	00'0114h	45h
CAPCOM Register 31	CC31IR	CC31IE	CC31INT	00'0118h	46h
CAPCOM Timer 0	T0IR	T0IE	TOINT	00'0080h	20h
CAPCOM Timer 1	T1IR	T1IE	T1INT	00'0084h	21h
CAPCOM Timer 7	T7IR	T7IE	T7INT	00'00F4h	3Dh
CAPCOM Timer 8	T8IR	T8IE	T8INT	00'00F8h	3Eh
GPT1Timer 2	T2IR	T2IE	T2INT	00'0088h	22h
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008Ch	23h
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090h	24h
GPT2Timer 5	T5IR	T5IE	T5INT	00'0094h	25h

 Table 30.
 Interrupt sources (continued)



Source of interrupt or PEC service request	Request flag	Enable flag	Interrupt vector	Vector location	Trap number
GPT2 Timer 6	T6IR	T6IE	T6INT	00'0098h	26h
GPT2 CAPREL Register	CRIR	CRIE	CRINT	00'009Ch	27h
A/D Conversion Complete	ADCIR	ADCIE	ADCINT	00'00A0h	28h
A/D Overrun Error	ADEIR	ADEIE	ADEINT	00'00A4h	29h
ASC0 Transmit	S0TIR	S0TIE	S0TINT	00'00A8h	2Ah
ASC0 Transmit Buffer	SOTBIR	SOTBIE	SOTBINT	00'011Ch	47h
ASC0 Receive	SORIR	SORIE	SORINT	00'00ACh	2Bh
ASC0 Error	S0EIR	SOEIE	S0EINT	00'00B0h	2Ch
SSC Transmit	SCTIR	SCTIE	SCTINT	00'00B4h	2Dh
SSC Receive	SCRIR	SCRIE	SCRINT	00'00B8h	2Eh
SSC Error	SCEIR	SCEIE	SCEINT	00'00BCh	2Fh
PWM Channel 03	PWMIR	PWMIE	PWMINT	00'00FCh	3Fh
See Section 9.1	XP0IR	XP0IE	XP0INT	00'0100h	40h
See Section 9.1	XP1IR	XP1IE	XP1INT	00'0104h	41h
See Section 9.1	XP2IR	XP2IE	XP2INT	00'0108h	42h
See Section 9.1	XP3IR	XP3IE	XP3INT	00'010Ch	43h

Table 30. Interrupt sources (continued)

Hardware traps are exceptions or error conditions that arise during run-time. They cause immediate non-maskable system reaction similar to a standard interrupt service (branching to a dedicated vector table location).

The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). A hardware trap will interrupt any other program execution except when another higher prioritized trap service is in progress. Hardware trap services cannot not be interrupted by a standard interrupt or by PEC interrupts.

9.1 X-Peripheral interrupt

The limited number of X-Bus interrupt lines of the present ST10 architecture, imposes some constraints on the implementation of the new functionality. In particular, the additional X-Peripherals SSC1, ASC1, I²C, PWM1 and RTC need some resources to implement interrupt and PEC transfer capabilities. For this reason, a multiplexed structure for the interrupt management is proposed. In the next *Figure 10*, the principle is explained through a simple diagram, which shows the basic structure replicated for each of the four X-interrupt available vectors (XP0INT, XP1INT, XP2INT and XP3INT).


It is based on a set of 16-bit registers XIRxSEL (x = 0, 1, 2, 3), divided in two portions each:

- Byte HighXIRxSEL[15:8]Interrupt Enable bits
- Byte Low XIRxSEL[7:0] Interrupt Flag bits

When different sources submit an interrupt request, the enable bits (Byte High of XIRxSEL register) define a mask which controls which sources will be associated with the unique



available vector. If more than one source is enabled to issue the request, the service routine will have to take care to identify the real event to be serviced. This can easily be done by checking the flag bits (Byte Low of XIRxSEL register). Note that the flag bits can also provide information about events which are not currently serviced by the interrupt controller (since masked through the enable bits), allowing an effective software management also in absence of the possibility to serve the related interrupt request: a periodic polling of the flag bits may be implemented inside the user application.






Table 31 summarizes the mapping of the different interrupt sources which shares the four X-interrupt vectors.

Interrupt source	XPOINT	XP1INT	XP2INT	XP3INT
CAN1 Interrupt	х			х
CAN2 Interrupt		х		х
I2C Receive	x	х	х	
I2C Transmit	x	х	х	
I2C Error				х
SSC1 Receive	x	х	х	
SSC1 Transmit	x	х	х	
SSC1 Error				х
ASC1 Receive	x	х	х	
ASC1 Transmit	x	х	х	
ASC1 Transmit Buffer	x	х	х	
ASC1 Error				х
PLL Unlock / OWD				x
PWM1 Channel 30			x	x

Table 31.	X-Interrupt	detailed	mapping
-----------	-------------	----------	---------



9.2 **Exception and error traps list**

Table 32 shows all of the possible exceptions or error conditions that can arise during runtime.

Table 32. **Trap priorities**

Exception condition	Trap flag	Trap vector	Vector location	Trap number	Trap priority ⁽¹⁾
Reset Functions: Hardware Reset Software Reset Watchdog Timer Overflow		RESET RESET RESET	00'0000h 00'0000h 00'0000h	00h 00h 00h	
Class A Hardware Traps: Non-Maskable Interrupt Stack Overflow Stack Underflow	NMI STKOF STKUF	NMITRAP STOTRAP STUTRAP	00'0008h 00'0010h 00'0018h	02h 04h 06h	
Class B Hardware Traps: Undefined Opcode MAC Interruption Protected Instruction Fault Illegal word Operand Access Illegal Instruction Access Illegal External Bus Access	UNDOPC MACTRP PRTFLT ILLOPA ILLINA ILLBUS	BTRAP BTRAP BTRAP BTRAP BTRAP BTRAP	00'0028h 00'0028h 00'0028h 00'0028h 00'0028h 00'0028h 00'0028h	0Ah 0Ah 0Ah 0Ah 0Ah 0Ah	
Reserved			[002Ch-003Ch]	[0Bh - 0Fh]	
Software Traps TRAP Instruction			Any 0000h – 01FCh in steps of 4h	Any [00h - 7Fh]	Current CPU Priority

- All the class B traps have the same trap number (and vector) and the same lower priority compared to the class A traps and to the resets.
 - Each class A trap has a dedicated trap number (and vector). They are prioritized in the second priority

level. - The resets have the highest priority level and the same trap number. - The PSW.ILVL CPU priority is forced to the highest level (15) when these exceptions are serviced.



10 Capture / compare (CAPCOM) units

The ST10F273M has two 16-channel CAPCOM units which support generation and control of timing sequences on up to 32 channels with a maximum resolution of 200ns at 40 MHz CPU clock.

The CAPCOM units are typically used to handle high speed I/O tasks such as pulse and waveform generation, pulse width modulation (PMW), digital to analog (D/A) conversion, software timing, or time recording relative to external events.

Four 16-bit timers (T0/T1, T7/T8) with reload registers provide two independent time bases for the capture/compare register array.

The input clock for the timers is programmable to several prescaled values of the internal system clock, or may be derived from an overflow/underflow of timer T6 in module GPT2.

This provides a wide range of variation for the timer period and resolution and allows precise adjustments to application specific requirements. In addition, external count inputs for CAPCOM timers T0 and T7 allow event scheduling for the capture/compare registers relative to external events.

Each of the two capture/compare register arrays contain 16 dual purpose capture/compare registers, each of which may be individually allocated to either CAPCOM timer T0 or T1 (T7 or T8, respectively), and programmed for capture or compare functions. Each of the 32 registers has one associated port pin which serves as an input pin for triggering the capture function, or as an output pin to indicate the occurrence of a compare event.

When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched (captured) into the capture/compare register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request for this capture/compare register is generated.

Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event. The contents of all registers which have been selected for one of the five compare modes are continuously compared with the contents of the allocated timers.

When a match occurs between the timer value and the value in a capture / compare register, specific actions will be taken based on the selected compare mode.

The input frequencies f_{Tx} , for the timer input selector Tx, are determined as a function of the CPU clocks. The timer input frequencies, resolution and periods which result from the selected prescaler option in TxI when using a 40 MHz CPU clock are listed in *Table 34*.

The numbers for the timer periods are based on a reload value of 0000h. Note that some numbers may be rounded off to three significant figures.

Compare modes	Function
Mode 0	Interrupt-only compare mode; several compare interrupts per timer period are possible
Mode 1	Pin toggles on each compare match; several compare events per timer period are possible
Mode 2	Interrupt-only compare mode; only one compare interrupt per timer period is generated

Table 33.Compare modes



Compare modes	Function
Mode 3	Pin set '1' on match; pin reset '0' on compare time overflow; only one compare event per timer period is generated
Double Register mode	Two registers operate on one pin; pin toggles on each compare match; several compare events per timer period are possible.

Table 33. Compare modes (continued)

Table 34. CAPCOM timer input frequencies, resolutions and periods at 40 MHz

f _{CPU} = 40 MHz	Timer input selection Txl									
	000b	001b	010b	011b	100b	101b	110b	111b		
Prescaler for f _{CPU}	8	16	32	64	128	256	512	1024		
Input frequency	5 MHz	2.5 MHz	1.25 MHz	625 kHz	312.5 kHz	156.25 kHz	78.125 kHz	39.1 kHz		
Resolution	200ns	400ns	0.8µs	1.6µs	3.2µs	6.4µs	12.8µs	25.6µs		
Period	13.1ms	26.2ms	52.4ms	104.8ms	209.7ms	419.4ms	838.9ms	1.678s		



11 General purpose timer unit

The GPT unit is a flexible multifunctional timer/counter structure which is used for time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication. The GPT unit contains five 16-bit timers organized into two separate modules GPT1 and GPT2. Each timer in each module may operate independently in several different modes, or may be concatenated with another timer of the same module.

11.1 GPT1

Each of the three timers T2, T3, T4 of the GPT1 module can be configured individually for one of four basic modes of operation: **timer**, **gated timer**, **counter mode and incremental interface mode**.

In timer mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler.

In counter mode, the timer is clocked in reference to external events.

Pulse width or duty cycle measurement is supported in gated timer mode where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input.

Table 35 lists the timer input frequencies, resolution and periods for each prescaler option at 40 MHz CPU clock.

In Incremental Interface mode, the GPT1 timers (T2, T3, T4) can be directly connected to the incremental position sensor signals A and B by their respective inputs TxIN and TxEUD.

Direction and count signals are internally derived from these two input signals so that the contents of the respective timer Tx corresponds to the sensor position. The third position sensor signal TOP0 can be connected to an interrupt input.

Timer T3 has output toggle latches (TxOTL) which changes state on each timer over flow / underflow. The state of this latch may be output on port pins (TxOUT) for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for high resolution of long duration measurements.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3.

f _{CPU} = 40 MHz	Timer input selection T2I / T3I / T4I									
	000b	001b	010b	011b	100b	101b	110b	111b		
Prescaler factor	8	16	32	64	128	256	512	1024		
Input frequency	5 MHz	2.5 MHz	1.25 MHz	625 kHz	312.5 kHz	156.25 kHz	78.125 kHz	39.1 kHz		
Resolution	200ns	400ns	0.8µs	1.6µs	3.2µs	6.4µs	12.8µs	25.6µs		
Period maximum	13.1ms	26.2ms	52.4ms	104.8ms	209.7ms	419.4ms	838.9ms	1.678s		

Table 35. GPT1 timer input frequencies, resolutions and periods at 40 MHz






Figure 11. Block diagram of GPT1



11.2 GPT2

The GPT2 module provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals. The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD). Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6 which changes its state on each timer overflow/underflow.

The state of this latch may be used to clock timer T5, or it may be output on a port pin (T6OUT). The overflow / underflow of timer T6 can additionally be used to clock the CAPCOM timers T0 or T1, and to cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows absolute time differences to be measured or pulse multiplication to be performed without software overhead.

The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of GPT1 timer T3 inputs T3IN and/or T3EUD. This is advantageous when T3 operates in Incremental Interface mode.

Table 36 lists the timer input frequencies, resolution and periods for each prescaler option at 40 MHz CPU clock.

f _{CPU} = 40 MHz	Timer Input Selection T5I / T6I									
	000b	001b	010b	011b	100b	101b	110b	111b		
Prescaler factor	4	8	16	32	64	128	256	512		
Input frequency	10 MHz	5 MHz	2.5 MHz	1.25 MHz	625 kHz	312.5 kHz	156.25 kHz	78.125 kHz		
Resolution	100ns	200ns	400ns	0.8µs	1.6µs	3.2µs	6.4µs	12.8µs		
Period maximum	6.55ms	13.1ms	26.2ms	52.4ms	104.8ms	209.7ms	419.4ms	838.9ms		

Table 36. GPT2 timer input frequencies, resolutions and periods at 40 MHz






Figure 12. Block diagram of GPT2



12 **PWM modules**

Two pulse width modulation modules are available on ST10F273M: standard PWM0 and XBUS PWM1. They can generate up to four PWM output signals each, using edge-aligned or center-aligned PWM. In addition, the PWM modules can generate PWM burst signals and single shot outputs. *Table 37* shows the PWM frequencies for different resolutions. The level of the output signals is selectable and the PWM modules can generate interrupt requests.




Figure 13. Block diagram of PWM module

		-				
Mode 0	Resolution	8-bit 10-bit		12-bit	14-bit	16-bit
CPU Clock/1	25ns	156.25 kHz	39.1 kHz	9.77 kHz	2.44 Hz	610 Hz
CPU Clock/64	1.6µs	2.44 kHz	610 Hz	152.6 Hz	38.15 Hz	9.54 Hz
Mode 1	Resolution	8-bit	10-bit	12-bit	14-bit	16-bit
CPU Clock/1	25ns	78.12 kHz	19.53 kHz	4.88 kHz	1.22 kHz	305.2 Hz
CPU Clock/64	1.6µs	1.22 kHz	305.17Hz	76.29 Hz	19.07 Hz	4.77 Hz



5

13 Parallel ports

13.1 Introduction

The ST10F273M MCU provides up to 111 I/O lines with programmable features. These capabilities permit this MCU to be adapted to a wide range of applications.

The ST10F273M I/O lines are organized in nine groups:

- Port 0 is a two time 8-bit port named P0L (low as less significant byte) and P0H (high as most significant byte)
- Port 1 is a two time 8-bit port named P1L and P1H
- Port 2 is a 16-bit port
- Port 3 is a 15-bit port (P3.14 line is not implemented)
- Port 4 is an 8-bit port
- Port 5 is a 16-bit port input only
- Port 6, Port 7 and Port 8 are 8-bit ports

These ports may be used as general purpose bidirectional input or output, software controlled with dedicated registers.

For example, the output drivers of six of the ports (2, 3, 4, 6, 7, 8) can be configured (bitwise) for push-pull or open drain operation using ODPx registers.

The input threshold levels are programmable (TTL/CMOS) for all the ports. The logic level of a pin is clocked into the input latch once per state time, regardless whether the port is configured for input or output. The threshold is selected with PICON and XPICON registers control bits.

A write operation to a port pin configured as an input causes the value to be written into the port output latch, while a read operation returns the latched state of the pin itself. A read-modify-write operation reads the value of the pin, modifies it, and writes it back to the output latch.

Writing to a pin configured as an output (DPx.y = '1') causes the output latch and the pin to have the written value, since the output buffer is enabled. Reading this pin returns the value of the output latch. A read-modify-write operation reads the value of the output latch, modifies it, and writes it back to the output latch, thus also modifying the level at the pin.

I/O lines support an alternate function which is detailed in the following description of each port.

13.2 I/O's special features

13.2.1 Open drain mode

Some of the I/O ports of ST10F273M support the open drain capability. This programmable feature may be used with an external pull-up resistor, in order to get an AND wired logical function.

This feature is implemented for ports P2, P3, P4, P6, P7 and P8 (see respective sections) and is controlled through the respective Open Drain Control Registers ODPx.



13.2.2 Input threshold control

The standard inputs of the ST10F273M determine the status of input signals according to TTL levels. In order to accept and recognize noisy signals, CMOS input thresholds can be selected instead of the standard TTL thresholds for all the pins. These CMOS thresholds are defined above the TTL thresholds and feature a higher hysteresis to prevent the inputs from toggling while the respective input signal level is near the thresholds.

The Port Input Control registers PICON and XPICON are used to select these thresholds for each byte of the indicated ports, this means the 8-bit ports P0L, P0H, P1L, P1H, P4, P7 and P8 are controlled by one bit each while ports P2, P3 and P5 are controlled by two bits each.

All options for individual direction and output mode control are available for each pin, independent of the selected input threshold.

13.3 Alternate port functions

Each port line has one associated programmable alternate input or output function.

- PORT0 and PORT1 may be used as address and data lines when accessing external memory. Additionally, PORT1 provides:
 - Input capture lines
 - 8 additional analog input channels to the A/D converter
- Port 2, Port 7 and Port 8 are associated with the capture inputs or compare outputs of the CAPCOM units and/or with the outputs of the PWM0 module, of the PWM1 module and of the ASC1.

Port 2 is also used for fast external interrupt inputs and for timer 7 input.

- Port 3 includes the alternate functions of timers, serial interfaces, the optional bus control signal BHE and the system clock output (CLKOUT).
- Port 4 outputs the additional segment address bit A23...A16 in systems where more than 64 Kbytes of memory are to be access directly. In addition, CAN1, CAN2 and I²C lines are provided.
- Port 5 is used as analog input channels of the A/D converter or as timer control signals.
- Port 6 provides optional bus arbitration signals (BREQ, HLDA, HOLD) and chip select signals and the SSC1 lines.

If the alternate output function of a pin is to be used, the direction of this pin must be programmed for output (DPx.y = '1'), except for some signals that are used directly after reset and are configured automatically. Otherwise the pin remains in the high-impedance state and is not effected by the alternate output function. The respective port latch should hold a '1', because its output is ANDed with the alternate output data (except for PWM output signals).

If the alternate input function of a pin is used, the direction of the pin must be programmed for input (DPx.y = '0') if an external device is driving the pin. The input direction is the default after reset. If no external device is connected to the pin, however, the direction for this pin can also be set to output. In this case, the pin reflects the state of the port output latch. Thus, the alternate input function reads the value stored in the port output latch. This can be used for testing purposes to allow a software trigger of an alternate input function by writing to the port output latch.

On most of the port lines, the user software is responsible for setting the proper direction when using an alternate input or output function of a pin.



This is done by setting or clearing the direction control bit DPx.y of the pin before enabling the alternate function.

There are port lines, however, where the direction of the port line is switched automatically.

For instance, in the multiplexed external bus modes of PORT0, the direction must be switched several times for an instruction fetch in order to output the addresses and to input the data.

Obviously, this cannot be done through instructions. In these cases, the direction of the port line is switched automatically by hardware if the alternate function of such a pin is enabled.

To determine the appropriate level of the port output latches, check how the alternate data output is combined with the respective port latch output.

There is one basic structure for all port lines with only an alternate input function. Port lines with only an alternate output function, however, have different structures due to the way the direction of the pin is switched and depending on whether the pin is accessible by the user software or not in the alternate function mode.

All port lines that are not used for these alternate functions may be used as general purpose I/O lines.



14 A/D converter

A 10-bit A/D converter with 24 multiplexed input channels and a sample and hold circuit is integrated on-chip. An automatic self-calibration adjusts the A/D converter module to process parameter variations at each reset event. The sample time (for loading the capacitors) and the conversion time is programmable and can be adjusted to the external circuitry.

The ST10F273M has 16 + 8 multiplexed input channels on Port 5 and Port 1 respectively. The selection between Port 5 and Port 1 is made via a bit in an XBus register. Refer to the User Manual for a detailed description.

A different accuracy is guaranteed (Total Unadjusted Error) on Port 5 and Port 1 analog channels (with higher restrictions when overload conditions occur); in particular, Port 5 channels are more accurate than the Port 1 channels. Refer to *Section 24: Electrical characteristics* for details.

The A/D converter input bandwidth is limited by the achievable accuracy: Supposing a maximum error of 0.5LSB (2mV) impacting the global TUE (TUE depends also on other causes), in worst case of temperature and process, the maximum frequency for a sine wave analog signal is around 7.5 kHz. Of course, to reduce the effect of the input signal variation on the accuracy down to 0.05LSB, the maximum input frequency of the sine wave must be reduced to 800 Hz.

If a static signal is applied during the sampling phase, a series resistance shall not be greater than $20k\Omega$ (this taking into account eventual input leakage). It is suggested to not connect any capacitance on analog input pins, in order to reduce the effect of charge partitioning (and consequent voltage drop error) between the external and the internal capacitance: In case an RC filter is necessary, the external capacitance must be greater than 10nF to minimize the accuracy impact.

Overrun error detection / protection is controlled by the ADDAT register. Either an interrupt request is generated when the result of a previous conversion has not been read from the result register at the time the next conversion is complete, or the next conversion is suspended until the previous result has been read. For applications which require less than 16+8 analog input channels, the rning channel inputs can be used as digital input port pins.

The A/D converter of the ST10F273M supports different conversion modes:

- Single channel single conversion: The analog level of the selected channel is sampled once and converted. The result of the conversion is stored in the ADDAT register.
- Single channel continuous conversion: The analog level of the selected channel is repeatedly sampled and converted. The result of the conversion is stored in the ADDAT register.
- Auto scan single conversion: The analog level of the selected channels are sampled once and converted. After each conversion the result is stored in the ADDAT register. The data can be transferred to the RAM by interrupt software management or using the powerful Peripheral Event Controller (PEC) data transfer.
- Auto scan continuous conversion: The analog level of the selected channels are repeatedly sampled and converted. The result of the conversion is stored in the ADDAT



register. The data can be transferred to the RAM by interrupt software management or using the PEC data transfer.

- Wait for ADDAT read mode: When using continuous modes, in order to avoid to
 overwrite the result of the current conversion by the next one, the ADWR bit of ADCON
 control register must be activated. Then, until the ADDAT register is read, the new
 result is stored in a temporary buffer and the conversion is on hold.
- **Channel injection mode**: When using continuous modes, a selected channel can be converted in between without changing the current operating mode. The 10-bit data of the conversion are stored in ADRES field of ADDAT2. The current continuous mode remains active after the single conversion is completed.

A full calibration sequence is performed after a reset. This full calibration lasts up to 40630 CPU clock cycles. During this time, the busy flag ADBSY is set to indicate the operation. It compensates the capacitance mismatch, so the calibration procedure does not need any update during normal operation.

No conversion can be performed during this time: The bit ADBSY shall be polled to verify when the calibration is over, and the module is able to start a conversion.



15 Serial channels

Serial communication with other microcontrollers, microprocessors, terminals or external peripheral components is provided by up to four serial interfaces: two asynchronous / synchronous serial channels (ASC0 and ASC1) and two high-speed synchronous serial channel (SSC0 and SSC1). Dedicated baudrate generators set up all standard baudrates without the requirement of oscillator tuning. For transmission, reception and erroneous reception, separate interrupt vectors are provided for ASC0 and SSC0 serial channel. A more complex mechanism of interrupt sources multiplexing is implemented for ASC1 and SSC1 (XBUS mapped).

15.1 Asynchronous / synchronous serial interfaces

The asynchronous / synchronous serial interfaces (ASC0 and ASC1) provides serial communication between the ST10F273M and other microcontrollers, microprocessors or external peripherals.

15.2 ASCx in asynchronous mode

In asynchronous mode, 8- or 9-bit data transfer, parity generation and the number of stop bits can be selected. Parity framing and overrun error detection is provided to increase the reliability of data transfers. Transmission and reception of data is double-buffered. Full-duplex communication up to 1.25 Mbaud (at 40 MHz of f_{CPU}) is supported in this mode.

SOBR	S = '0', f _{CPU} = 40 I	MHz	S0BRS = '1', f _{CPU} = 40 MHz						
Baudrate (baud)	Deviation error	Reload value (hex)	Baudrate (baud)	Deviation error	Reload value (hex)				
1 250 000	0.0% / 0.0%	0000 / 0000	833 333	0.0% / 0.0%	0000 / 0000				
112 000	+1.5% / -7.0%	000A / 000B	112 000	+6.3% / -7.0%	0006 / 0007				
56 000	+1.5% / -3.0%	0015 / 0016	56 000	+6.3% / -0.8%	000D / 000E				
38 400	+1.7% / -1.4%	001F / 0020	38 400	+3.3% / -1.4%	0014 / 0015				
19 200	+0.2% / -1.4%	0040 / 0041	19 200	+0.9% / -1.4%	002A / 002B				
9 600	+0.2% / -0.6%	0081 / 0082	9 600	+0.9% / -0.2%	0055 / 0056				
4 800	+0.2% / -0.2%	0103 / 0104	4 800	+0.4% / -0.2%	00AC / 00AD				
2 400	+0.2% / 0.0%	0207 / 0208	2 400	+0.1% / -0.2%	015A / 015B				
1 200	0.1% / 0.0%	0410 / 0411	1 200	+0.1% / -0.1%	02B5 / 02B6				
600	0.0% / 0.0%	0822 / 0823	600	+0.1% / 0.0%	056B / 056C				
300	0.0% / 0.0%	1045 / 1046	300	0.0% / 0.0%	0AD8 / 0AD9				
153	0.0% / 0.0%	1FE8 / 1FE9	102	0.0% / 0.0%	1FE8 / 1FE9				

 Table 38.
 ASC asynchronous baudrates by reload value and deviation errors

Note:

The deviation errors given in the Table 38 are rounded off. To avoid deviation errors use a baudrate crystal (providing a multiple of the ASC0 sampling frequency).



15.3 ASCx in synchronous mode

In synchronous mode, data is transmitted or received synchronously to a shift clock which is generated by the ST10F273M. Half-duplex communication up to 5 Mbaud (at 40 MHz of f_{CPU}) is possible in this mode.

SOB	RS = '0', f _{CPU} = 40	MHz	S0BRS = '1', f _{CPU} = 40 MHz						
Baudrate (baud)	Deviation error	Reload value (hex)	Baudrate (baud)	Deviation error	Reload value (hex)				
5 000 000	0.0% / 0.0%	0000 / 0000	3 333 333	0.0% / 0.0%	0000 / 0000				
112 000	+1.5% / -0.8%	002B / 002C	112 000	+2.6% / -0.8%	001C / 001D				
56 000	+0.3% / -0.8%	0058 / 0059	56 000	+0.9% / -0.8%	003A / 003B				
38 400	+0.2% / -0.6%	0081 / 0082	38 400	+0.9% / -0.2%	0055 / 0056				
19 200	+0.2% / -0.2%	0103 / 0104	19 200	+0.4% / -0.2%	00AC / 00AD				
9 600	+0.2% / 0.0%	0207 / 0208	9 600	+0.1% / -0.2%	015A / 015B				
4 800	+0.1% / 0.0%	0410 / 0411	4 800	+0.1% / -0.1%	02B5 / 02B6				
2 400	0.0% / 0.0%	0822 / 0823	2 400	+0.1% / 0.0%	056B / 056C				
1 200	0.0% / 0.0%	1045 / 1046	1 200	0.0% / 0.0%	0AD8 / 0AD9				
900	0.0% / 0.0%	15B2 / 15B3	600	0.0% / 0.0%	15B2 / 15B3				
612	0.0% / 0.0%	1FE8 / 1FE9	407	0.0% / 0.0%	1FFD / 1FFE				

 Table 39.
 ASC synchronous baudrates by reload value and deviation errors

Note:

The deviation errors given in the are rounded off. To avoid deviation errors use a baudrate crystal (providing a multiple of the ASC0 sampling frequency).

15.4 High speed synchronous serial interfaces

The High-Speed Synchronous Serial Interfaces (SSC0 and SSC1) provides flexible highspeed serial communication between the ST10F273M and other microcontrollers, microprocessors or external peripherals.

The SSCx supports full-duplex and half-duplex synchronous communication. The serial clock signal can be generated by the SSCx itself (master mode) or be received from an external master (slave mode). Data width, shift direction, clock polarity and phase are programmable.

This allows communication with SPI-compatible devices. Transmission and reception of data is double-buffered. A 16-bit baudrate generator provides the SSCx with a separate serial clock signal. The serial channel SSCx has its own dedicated 16-bit baudrate generator with 16-bit reload capability, allowing baudrate generation independent from the timers.

Table 40 lists some possible baudrates against the required reload values and the resulting bit times for the 40 MHz CPU clock. The maximum is limited to 8 Mbaud.



Baudrate for f _{CPU} = 40 MHz	Bit time	Reload value
Reserved	-	0000h
Can be used only with $f_{CPU} = 32 \text{ MHz}$ (or lower)	-	0001h
6.6 Mbaud	150ns	0002h
5 Mbaud	200ns	0003h
2.5 Mbaud	400ns	0007h
1 Mbaud	1µs	0013h
100 Kbaud	10µs	00C7h
10 Kbaud	100µs	07CFh
1 Kbaud	1ms	4E1Fh
306 baud	3.26ms	FF4Eh

Table 40. SSC synchronous baudrate and reload values



16 I2C interface

The integrated I^2C Bus Module handles the transmission and reception of frames over the two-line SDA/SCL in accordance with the I^2C Bus specification. The I^2C Module can operate in slave mode, in master mode or in multi-master mode. It can receive and transmit data using 7-bit or 10-bit addressing. Data can be transferred at speeds up to 400 Kbit/s (both Standard and Fast I^2C bus modes are supported).

The module can generate three different types of interrupt:

- requests related to bus events, such as start or stop events, or arbitration lost
- requests related to data transmission
- requests related to data reception

These requests are issued to the interrupt controller by three different lines, and identified as Error, Transmit, and Receive interrupt lines.

When the I²C module is enabled by setting bit XI2CEN in XPERCON register, pins P4.4 and P4.7 (where SCL and SDA are respectively mapped as alternate functions) are automatically configured as bidirectional open-drain: the value of the external pull-up resistor depends on the application. P4, DP4 and ODP4 cannot influence the pin configuration.

When the I^2C cell is disabled (clearing bit XI2CEN), P4.4 and P4.7 pins are standard I/ O controlled by P4, DP4 and ODP4.

The speed of the I^2C interface can be selected between Standard mode (0 to 100 kHz) and Fast I^2C mode (100 to 400 kHz).



17 CAN modules

The two integrated CAN modules (CAN1 and CAN2) are identical and handle the completely autonomous transmission and reception of CAN frames according to the CAN specification V2.0 part B (active). It is based on the C-CAN specification.

Each on-chip CAN module can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

Because of duplication of the CAN controllers, the following adjustments are to be considered:

- Same internal register addresses of both CAN controllers, but with base addresses differing in address bit A8; separate chip select for each CAN module. Refer to Section 4: Memory organization on page 21.
- The CAN1 transmit line (CAN1_TxD) is the alternate function of the Port P4.6 pin and the receive line (CAN1_RxD) is the alternate function of the Port P4.5 pin.
- The CAN2 transmit line (CAN2_TxD) is the alternate function of the Port P4.7 pin and the receive line (CAN2_RxD) is the alternate function of the Port P4.4 pin.
- Interrupt request lines of the CAN1 and CAN2 modules are connected to the XBUS interrupt lines together with other X-Peripherals sharing the four vectors.
- The CAN modules must be selected with corresponding CANxEN bit of XPERCON register before the bit XPEN of SYSCON register is set.
- The reset default configuration is: CAN1 enabled, CAN2 disabled.

Note: If one or both CAN modules is used, Port 4 cannot be programmed to output all eight segment address lines. Thus, only four segment address lines can be used, reducing the external memory space to 5 Mbytes (1 Mbyte per CS line).

17.1 Configuration support

It is possible that both CAN controllers are working on the same CAN bus, supporting together up to 64 message objects. In this configuration, both receive signals and both transmit signals are linked together when using the same CAN transceiver. This configuration is especially supported by providing open drain outputs for the CAN1_Txd and CAN2_TxD signals. The open drain function is controlled with the ODP4 register for port P4: in this way it is possible to connect together P4.4 with P4.5 (receive lines) and P4.6 with P4.7 (transmit lines configured to be configured as Open-Drain).

The user may also map internally both CAN modules on the same pins P4.5 and P4.6. In this way, P4.4 and P4.7 can be used either as general purpose I/O lines, or used for I²C interface. This is possible by setting bit CANPAR of the XMISC register. To access this register it is necessary to set bit XMISCEN of the XPERCON register and bit XPEN of the SYSCON register.

17.2 CAN bus configurations


Depending on the application, CAN bus configuration may be one single bus with a single or multiple interfaces or a multiple bus with a single or multiple interfaces. The ST10F273M can support both configurations.



17.2.1 Single CAN bus


The single CAN bus multiple interfaces configuration may be implemented using two CAN transceivers as shown in *Figure 14*.





The ST10F273M also supports single CAN bus multiple (dual) interfaces using the open drain option of the CANx_TxD output as shown in *Figure 15*. Thanks to the OR-Wired Connection, only one transceiver is required. In this case the design of the application must take in account the wire length and the noise environment.






17.2.2 Multiple CAN bus

The ST10F273M provides two CAN interfaces to support such kind of bus configuration as shown in *Figure 16*.


Figure 16. Connection to two different CAN buses (for example for gateway application)



17.2.3 Parallel mode

In addition to previous configurations, a parallel mode is supported. This is shown in *Figure 17*.

Figure 17. Connection to one CAN bus with internal parallel mode enabled



1. P4.4 and P4.7 when not used as CAN functions can be used as general purpose I/O while they cannot be used as external bus address lines.



18 Real time clock

The Real Time Clock is an independent timer, in which the clock is derived directly from the clock oscillator on XTAL1 (main oscillator) input or XTAL3 input (32 kHz low-power oscillator) so that it can continue running even in Idle or Power-down modes (if so enabled). Registers access is implemented onto the XBUS. This module is designed with the following characteristics:

- generation of the current time and date for the system
- cyclic time based interrupt, on Port2 external interrupts every "RTC basic clock tick" and after n 'RTC basic clock ticks' (n is programmable) if enabled
- 58-bit timer for long term measurement
- capability to exit the ST10 chip from Power-down mode (if PWDCFG of SYSCON set) after a programmed delay

The real time clock is based on two main blocks of counters. The first block is a prescaler which generates a basic reference clock (for example, a 1 second period). This basic reference clock is provided by the 20-bit DIVIDER. This 20-bit counter is driven by an input clock derived from the on-chip CPU clock, predivided by a 1/64 fixed counter. This 20-bit counter is loaded at each basic reference clock period with the value of the 20-bit PRESCALER register. The value of the 20-bit RTCP register determines the period of the basic reference clock.

A timed interrupt request (RTCSI) may be sent on each basic reference clock period. The second block of the RTC is a 32-bit counter that may be initialized with the current system time. This counter is driven with the basic reference clock signal. In order to provide an alarm function the contents of the counter is compared with a 32-bit alarm register. The alarm register may be loaded with a reference date. An alarm interrupt request (RTCAI), may be generated when the value of the counter matches the alarm register.

The timed RTCSI and the alarm RTCAI interrupt requests can trigger a fast external interrupt via the EXISEL register of port 2 and wake up the ST10 chip when running powerdown mode. Using the RTCOFF bit of the RTCCON register, the user may switch off the clock oscillator when entering the power-down mode.

The last function implemented in the RTC is to switch off the main on-chip oscillator and the 32 kHz on chip oscillator if the ST10 enters the Power-down mode, so that the chip can be fully switched off (if RTC is disabled).

At power-on, and after Reset phase, if the presence of a 32 kHz oscillation on XTAL3 / XTAL4 pins is detected, then the RTC counter is driven by this low frequency reference clock: when Power-down mode is entered, the RTC can either be stopped or left running, and in both the cases the main oscillator is turned off, reducing the power consumption of the device to the minimum required to keep on running the RTC counter and relative reference oscillator. This is also valid if Standby mode is entered (switching off the main supply V_{DD}), since both the RTC and the low power oscillator (32 kHz) are biased by the V_{STBY} . Vice versa, when at power on and after Reset, the 32 kHz is not present, the main oscillator drives the RTC counter, and since it is powered by the main power supply, it cannot be maintained running in Standby mode, while in Power-down mode the main oscillator is maintained running to provide the reference to the RTC module (if not disabled).



19 Watchdog timer

The Watchdog Timer is a fail-safe mechanism which prevents the microcontroller from malfunctioning for long periods of time.

The Watchdog Timer is always enabled after a reset of the chip and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed.

Therefore, the chip start-up procedure is always monitored. The software must be designed to service the watchdog timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the watchdog timer overflows and generates an internal hardware reset. It pulls the RSTOUT pin low in order to allow external hardware components to be reset.

Each of the different reset sources is indicated in the WDTCON register:

- Watchdog Timer Reset in case of an overflow
- Software Reset in case of execution of the SRST instruction
- Short,Long and Power-On Reset in case of hardware reset (and depending of reset pulse duration and RPD pin configuration)

The indicated bits are cleared with the EINIT instruction. The source of the reset can be identified during the initialization phase.

The Watchdog Timer is 16-bit, clocked with the system clock divided by 2 or 128. The high byte of the watchdog timer register can be set to a prespecified reload value (stored in WDTREL).

Each time it is serviced by the application software, the high byte of the watchdog timer is reloaded. For security, rewrite WDTCON each time before the watchdog timer is serviced

Table 41 shows the watchdog time range for 40 MHz CPU clock.

Reload value in WDTREL	Prescaler for f _{CPU} = 40 MHz								
	2 (WDTIN = '0')	128 (WDTIN = '1')							
FFh	12.8µs	819.2µs							
00h	3.277ms	209.7ms							

Table 41. WDTREL reload value



20 System reset

System reset initializes the MCU in a predefined state. There are six ways to activate a reset state. The system start-up configuration is different for each case as shown in *Table 42*.

Reset source	Flag	RPD status	Conditions
Power-on reset	PONR	Low	Power-on
Asynchronous hardware reset		Low	t _{RSTIN} > ⁽¹⁾
Synchronous long hardware reset	LHWR	High	t _{RSTIN} > (1032 + 12)TCL + max(4 TCL, 500ns)
Synchronous short hardware reset	SHWR	High	$\label{eq:transform} \begin{array}{l} t_{\mbox{RSTIN}} > max(4 \mbox{ TCL}, 500 \mbox{ns}) \\ t_{\mbox{RSTIN}} \leq (1032 \mbox{ + } 12) \mbox{TCL} \mbox{ + } max(4 \mbox{ TCL}, 500 \mbox{ns}) \end{array}$
Watchdog timer reset	WDTR	(2)	WDT overflow
Software reset	SWR	(3)	SRST instruction execution

1. RSTIN pulse should be longer than 500ns (Filter) and than settling time for configuration of Port0.

2. See next Section 20.1 for more details on minimum reset pulse duration

 The RPD status has no influence unless Bidirectional Reset is activated (<u>bit BDRSTEN</u> in SYSCON): RPD low inhibits the Bidirectional reset on SW and WDT reset events, that is <u>RSTIN</u> is not activated (refer to Sections 20.4, 20.5 and 20.6).

The figures in the upcoming sections 20.2, 20.3, 20.5 and 20.6 use the following terminology:

- **transparent** = level of the pin affects the internal reset logic
- not transparent = level of the pin does not affect internal logic

20.1 Input filter

On the RSTIN input pin an on-chip RC filter is implemented. It is sized to filter all spikes shorter than 50ns. On the other hand, a valid pulse longer than 500ns is required for the ST10 to recognize a reset command. In between 50ns and 500ns a pulse can either be filtered or recognized as valid, depending on the operating conditions and process variations.

For this reason all minimum durations mentioned in this chapter for the different kinds of reset events must be carefully evaluated, taking into account the above requirements.

In particular, for Short Hardware Reset, where only 4 TCL is specified as minimum input reset pulse duration, the operating frequency is a key factor.

Examples:

- For a CPU clock of 40 MHz, 4 TCL is 50ns, so it would be filtered. In this case the minimum becomes the one imposed by the filter (that is 500ns).
- For a CPU clock of 4 MHz, 4 TCL is 500ns. In this case the minimum from the formula is coherent with the limit imposed by the filter.



20.2 Asynchronous reset

An asynchronous reset is triggered when RSTIN pin is pulled low while RPD pin is at low level. Then the ST10F273M is immediately (after the input filter delay) forced in reset default state. It pulls low RSTOUT pin, it cancels pending internal hold states if any, it aborts all internal/external bus cycles, it switches buses (data, address and control signals) and I/O pin drivers to high-impedance, it pulls high Port0 pins.

Note: If an asynchronous reset occurs during a read or write phase in internal memories, the content of the memory itself could be corrupted: To avoid this, synchronous reset usage is strongly recommended.

Power-on reset

The asynchronous reset must be used during the power-on of the device. Depending on crystal or resonator frequency, the on-chip oscillator needs about 1ms to 10ms to stabilize (refer to *Section 24: Electrical characteristics*), with an already stable V_{DD} . The logic of the ST10F273M does not need a stabilized clock signal to detect an asynchronous reset, so it is suitable for power-on conditions. To ensure a proper reset sequence, the RSTIN pin and the RPD pin must be held at low level until the device clock signal is stabilized and the system configuration value on Port0 is settled.

At power-on it is important to respect some additional constraints introduced by the start-up phase of the different embedded modules.

In particular the on-chip voltage regulator needs at least 1ms to stabilize the internal 1.8V for the core logic: this time is computed from when the external reference (V_{DD}) becomes stable (inside specification range, that is at least 4.5V). This is a constraint for the application hardware (external voltage regulator): the RSTIN pin assertion shall be extended to guarantee the voltage regulator stabilization.

A second constraint is imposed by the embedded Flash. When booting from internal memory, starting from $\overrightarrow{\text{RSTIN}}$ releasing, it needs a maximum of 1ms for its initialization: before that, the internal reset (RST signal) is not released, so the CPU does not start code execution in internal memory.

Note: This is not true if external memory is used (pin EA held low during reset phase). In this case, once RSTIN pin is released, and after few CPU clock (Filter delay plus 3...8 TCL), the internal reset signal RST is released as well, so the code execution can start immediately after. Obviously, an eventual access to the data in internal Flash is forbidden before its initialization phase is completed: an eventual access during starting phase will return FFFFh (just at the beginning), while later 009Bh (an illegal opcode trap can be generated).

> At power-on, the $\overline{\text{RSTIN}}$ pin shall be tied low for a minimum time that includes also the startup time of the main oscillator (t_{STUP} = 1ms for resonator, 10ms for crystal) and PLL synchronization time (t_{PSUP} = 200µs): this means that if the internal Flash is used, the $\overline{\text{RSTIN}}$ pin could be released before the main oscillator and PLL are stable to recover some time in the start-up phase (Flash initialization only needs stable V₁₈, but does not need stable system clock since an internal dedicated oscillator is used).

Warning: It is recommended to provide the external hardware with a current limitation circuitry. This is necessary to avoid permanent damage of the device during the power-on transient, when the capacitance on V₁₈ pin is charged. For the on-chip voltage regulator functionality 10nF is sufficient:



In any case, a maximum of 100nF on V_{18} pin should not generate problems of over-current (higher value is allowed if current is limited by the external hardware). External current limitation is nevertheless also recommended to avoid risks of damage in case of a temporary short between V_{18} and ground: The internal 1.8V drivers are sized to drive currents of several tens of amps, so the current must be limited by the external hardware. The limit of current is imposed by power dissipation considerations (refer to Section 24: Electrical

characteristics).

In Figures 18 and 19 Asynchronous Power-on timing diagrams are shown, respectively with boot from internal or external memory, highlighting the reset phase extension introduced by the embedded IFlash module when selected.

Caution: Never power the device without keeping the RSTIN pin grounded: The device could enter into unpredictable states, risking also permanent damage.



57




Figure 18. Asynchronous power-on RESET ($\overline{EA} = 1$)

85/182




Figure 19. Asynchronous power-on RESET ($\overline{EA} = 0$)

1. 3 to 8 TCL depending on clock source selection

Hardware reset

The asynchronous reset must be used to recover from catastrophic situations of the application. It may be triggered by the hardware of the application. Internal hardware logic and application circuitry are described in Reset circuitry chapter and Figures *31*, *32* and *33*. It occurs when RSTIN is low and RPD is detected (or becomes) low as well.






Figure 20. Asynchronous hardware RESET ($\overline{EA} = 1$)

1. Longer than Port0 settling time + PLL synchronization (if needed, that is P0(15:13) changed). Longer than 500ns to take into account of Input Filter on RSTIN pin.

57




Figure 21. Asynchronous hardware RESET ($\overline{EA} = 0$)

 Longer than Port0 settling time + PLL synchronization (if needed, that is P0(15:13) changed). Longer than 500ns to take into account of Input Filter on RSTIN pin.

2. 3 to 8 TCL depending on clock source selection.

Exit from asynchronous reset state

When the RSTIN pin is pulled high, the device restarts: As already mentioned, if internal Flash is used, the restarting occurs after the embedded Flash initialization routine is completed. The system configuration is latched from Port0: ALE, RD and WR/WRL pins are driven to their inactive level. The ST10F273M starts program execution from memory location 00'0000h in code segment 0. This starting location will typically point to the general initialization routine. The timings of asynchronous Hardware Reset sequence are summarized in *Figure 20* and *Figure 21*.

20.3 Synchronous reset (warm reset)

A synchronous reset is triggered when RSTIN pin is pulled low while RPD pin is at high level. In order to properly activate the internal reset logic of the device, the RSTIN pin must be held low, at least, during 4 TCL (two periods of CPU clock): refer also to Section 20.1 for details on minimum reset pulse duration. The I/O pins are set to high impedance and RSTOUT pin is driven low. After RSTIN level is detected, a short duration of a maximum of 12 TCL (six periods of CPU clock) elapses, during which pending internal hold states are cancelled and the current internal access cycle if any is completed. External bus cycle is aborted. The internal pull-down of RSTIN pin is activated if bit BDRSTEN of SYSCON



register was previously set by software. Note that this bit is always cleared on power-on or after a reset sequence.

Short and long synchronous reset

Once the first maximum 16 TCL are elapsed (4+12TCL), the internal reset sequence starts. It is 1024 TCL cycles long: at the end of it, and after other 8TCL the level of RSTIN is sampled (after the filter, see RSTF in the drawings): if it is already at high level, only Short Reset is flagged (refer to *Chapter 19* for details on reset flags); if it is recognized still low, the Long reset is flagged as well. The major difference between Long and Short reset is that during the Long reset, also P0(15:13) become transparent, so it is possible to change the clock options.

Warning: In case of a short pulse on RSTIN pin, and when Bidirectional reset is enabled, the RSTIN pin is held low by the internal circuitry. At the end of the 1024 TCL cycles, the RTSIN pin is released, but due to the presence of the input analog filter the internal input reset signal (RSTF in the drawings) is released later (from 50 to 500ns). This delay is in parallel with the additional 8 TCL, at the end of which the internal input reset line (RSTF) is sampled, to decide if the reset event is Short or Long. In particular:

- If 8 TCL > 500ns (f_{CPU} < 8 MHz), the reset event is always recognized as Short
- If 8 TCL < 500ns (f_{CPU} > 8 MHz), the reset event could be recognized either as Short or Long, depending on the real filter delay (between 50 and 500ns) and the CPU frequency (RSTF sampled High means Short reset, RSTF sampled Low means Long reset). Note that in case a Long Reset is recognized, once the 8 TCL are elapsed, the P0(15:13) pins becomes transparent, so the system clock can be reconfigured. The port returns not transparent 3-4TCL after the internal RSTF signal becomes high.

The same behavior just described, occurs also when unidirectional reset is selected and $\overline{\text{RSTIN}}$ pin is held low till the end of the internal sequence (exactly 1024TCL + max 16 TCL) and released exactly at that time.

Note: When running with CPU frequency lower than 40 MHz, the minimum valid reset pulse to be recognized by the CPU (4 TCL) could be longer than the minimum analog filter delay (50ns); so it might happen that a short reset pulse is not filtered by the analog input filter, but on the other hand it is not long enough to trigger a CPU reset (shorter than 4 TCL): this would generate a Flash reset but not a system reset. In this condition, the Flash answers always with FFFFh, which leads to an illegal opcode and consequently a trap event is generated.

Exit from synchronous reset state

The reset sequence is extended until \overrightarrow{RSTIN} level becomes high. Besides, it is internally prolonged by the Flash initialization when $\overrightarrow{EA} = 1$ (internal memory selected). Then, the code execution restarts. The system configuration is latched from Port0, and ALE, \overrightarrow{RD} and $\overrightarrow{WR}/\overrightarrow{WRL}$ pins are driven to their inactive level. The ST10F273M starts program execution from memory location 00'0000h in code segment 0. This starting location will typically point to the general initialization routine. Timing of synchronous reset sequence are summarized in Figures 22 and 23 where a Short Reset event is shown, with particular emphasis on the fact that it can degenerate into Long Reset: The two figures show the behavior when booting



from internal or external memory respectively. Figures 24 and 25 report the timing of a typical synchronous Long Reset, again when booting from internal or external memory.

Synchronous reset and RPD pin

Whenever the RSTIN pin is pulled low (by external hardware or as a consequence of a Bidirectional reset), the RPD internal weak pull-down is activated. The external capacitance (if any) on RPD pin is slowly discharged through the internal weak pull-down. If the voltage level on RPD pin reaches the input low threshold (around 2.5V), the reset event becomes immediately asynchronous. In case of hardware reset (short or long) the situation goes immediately to the one illustrated in *Figure 20*. There is no effect if RPD comes again above the input threshold: the asynchronous reset is completed coherently. To grant the normal completion of a synchronous reset, the value of the capacitance shall be big enough to maintain the voltage on RPD pin sufficient high along the duration of the internal reset sequence.

For a Software or Watchdog reset events, an active synchronous reset is completed regardless of the RPD status.

It is important to highlight that the signal that makes RPD status transparent under reset is the internal RSTF (after the noise filter).






Figure 22. Synchronous short / long hardware RESET (EA = 1)

1. RSTIN assertion can be released there. Refer also to Section 21.1 for details on minimum pulse duration.

2. If during the reset condition (RSTIN low), RPD voltage drops below the threshold voltage (about 2.5V for 5V operation), the asynchronous reset is then immediately entered.

3. RSTIN pin is pulled low if bit BDRSTEN (bit 3 of SYSCON register) was previously set by software. Bit BDRSTEN is cleared after reset.

4. Minimum RSTIN low pulse duration shall also be longer than 500ns to guarantee the pulse is not masked by the internal filter (refer to Section 21.1).






Figure 23. Synchronous short / long hardware RESET (EA = 0)

- 1. RSTIN assertion can be released there. Refer also to Section 21.1 for details on minimum pulse duration.
- 2. If during the reset condition (RSTIN low), RPD voltage drops below the threshold voltage (about 2.5V for 5V operation), the asynchronous reset is then immediately entered.
- 3. 3 to 8 TCL depending on clock source selection.
- 4. RSTIN pin is pulled low if bit BDRSTEN (bit 3 of SYSCON register) was previously set by software. Bit BDRSTEN is cleared after reset.
- 5. Minimum RSTIN low pulse duration shall also be longer than 500ns to guarantee the pulse is not masked by the internal filter (refer to Section 21.1).






Figure 24. Synchronous long hardware RESET (EA = 1)

 If during the reset condition (RSTIN low), RPD voltage drops below the threshold voltage (about 2.5V for 5V operation), the asynchronous reset is then immediately entered. Even if RPD returns above the threshold, the reset is definitely taken as asynchronous.

2. Minimum RSTIN low pulse duration shall also be longer than 500ns to guarantee the pulse is not masked by the internal filter (refer to Section 21.1).






Figure 25. Synchronous long hardware RESET ($\overline{EA} = 0$)

 If during the reset condition (RSTIN low), RPD voltage drops below the threshold voltage (about 2.5V for 5V operation), the asynchronous reset is then immediately entered.

2. Minimum RSTIN low pulse duration shall also be longer than 500ns to guarantee the pulse is not masked by the internal filter (refer to Section 21.1).

3. 3 to 8 TCL depending on clock source selection.

20.4 Software reset

A software reset sequence can be triggered at any time by the protected SRST (software reset) instruction. This instruction can be deliberately executed within a program, for example, to leave bootstrap loader mode, or on a hardware trap that reveals system failure.

On execution of the SRST instruction, the internal reset sequence is started. The microcontroller behavior is the same as for a synchronous short reset, except that only bits P0.12...P0.8 are latched at the end of the reset sequence, while previously latched, bits P0.7...P0.2 are cleared (that is written at '1').

A Software reset is always taken as synchronous: there is no influence on Software Reset behavior with RPD status. In case Bidirectional Reset is selected, a Software Reset event pulls RSTIN pin low: this occurs only if RPD is high; if RPD is low, RSTIN pin is not pulled low even though Bidirectional Reset is selected.



Refer to the next Figures 26 and 27 for unidirectional SW reset timing, and to Figures 28, 29 and 30 for bidirectional.

20.5 Watchdog timer reset

When the watchdog timer is not disabled during the initialization, or serviced regularly during program execution, it will overflow and trigger the reset sequence.

Unlike hardware and software resets, the watchdog reset completes a running external bus cycle if this bus cycle either does not use READY, or if READY is sampled active (low) after the programmed wait states.

When READY is sampled inactive (high) after the programmed wait states the running external bus cycle is aborted. Then the internal reset sequence is started.

Bit P0.12...P0.8 are latched at the end of the reset sequence and bit P0.7...P0.2 are cleared (that is written at '1').

A Watchdog reset is always taken as synchronous: there is no influence on Watchdog Reset behavior with RPD status. In case Bidirectional Reset is selected, a Watchdog Reset event pulls RSTIN pin low: this occurs only if RPD is high; if RPD is low, RSTIN pin is not pulled low even though Bidirectional Reset is selected.

Refer to the next Figures 26 and 27 for unidirectional SW reset timing, and to Figures 28, 29 and 30 for bidirectional.




Figure 26. SW / WDT unidirectional RESET ($\overline{EA} = 1$)




Figure 27. SW / WDT unidirectional RESET ($\overline{EA} = 0$)

20.6 Bidirectional reset

As shown in the previous sections, the RSTOUT pin is driven active (low level) at the beginning of any reset sequence (synchronous/asynchronous hardware, software and watchdog timer resets). RSTOUT pin stays active low beyond the end of the initialization routine, until the protected EINIT instruction (End of Initialization) is completed.

The Bidirectional Reset function is useful when external devices require a reset signal but cannot be connected to RSTOUT pin, because RSTOUT signal lasts during initialization. It is, for instance, the case of external memory running initialization routine before the execution of EINIT instruction.

Bidirectional reset function is enabled by setting bit 3 (BDRSTEN) in SYSCON register. It only can be enabled during the initialization routine, before EINIT instruction is completed.

When enabled, the open drain of the $\overline{\text{RSTIN}}$ pin is activated, pulling down the reset signal, for the duration of the internal reset sequence (synchronous/asynchronous hardware, synchronous software and synchronous watchdog timer resets). At the end of the internal reset sequence the pull down is released and:

- After a Short Synchronous Bidirectional Hardware Reset, if RSTF is sampled low eight TCL periods after the internal reset sequence completion (refer to *Figure 22* and *Figure 23*), the Short Reset becomes a Long Reset. On the contrary, if RSTF is sampled high the device simply exits reset state.
- After a Software or Watchdog Bidirectional Reset, the device exits from reset. If RSTF remains still low for at least four TCL periods (minimum time to recognize a Short Hardware reset) after the reset exiting (refer to *Figure 28* and *Figure 29*), the Software



or Watchdog Reset become a Short Hardware Reset. On the contrary, if RSTF remains low for less than 4 TCL, the device simply exits reset state.

The Bidirectional reset is not effective in case RPD is held low, when a Software or Watchdog reset event occurs. On the contrary, if a Software or Watchdog Bidirectional reset event is active and RPD becomes low, the RSTIN pin is immediately released, while the internal reset sequence is completed regardless of RPD status change (1024 TCL).

Note:

The bidirectional reset function is disabled by any reset sequence (bit BDRSTEN of SYSCON is cleared). To be activated again it must be enabled during the initialization routine.

WDTCON flags

Similarly to what already highlighted in the previous section when discussing about Short reset and the degeneration into Long reset, similar situations may occur when Bidirectional reset is enabled. The presence of the internal filter on RSTIN pin introduces a delay: when RSTIN is released, the internal signal after the filter (see RSTF in the drawings) is delayed, so it remains still active (low) for a while. It means that depending on the internal clock speed, a short reset may be recognized as a long reset: the WDTCON flags are set accordingly.

Besides, when either Software or Watchdog bidirectional reset events occur, again when the RSTIN pin is released (at the end of the internal reset sequence), the RSTF internal signal (after the filter) remains low for a while, and depending on the clock frequency it is recognized high or low: 8TCL after the completion of the internal sequence, the level of RSTF signal is sampled, and if recognized still low a Hardware reset sequence starts, and WDTCON will flag this last event, masking the previous one (Software or Watchdog reset). Typically, a Short Hardware reset is recognized, unless the RSTIN pin (and consequently internal signal RSTF) is sufficiently held low by the external hardware to inject a Long Hardware reset. After this occurrence, the initialization routine is not able to recognize a Software or Watchdog bidirectional reset event, since a different source is flagged inside WDTCON register. This phenomenon does not occur when internal Flash is selected during reset ($\overline{EA} = 1$), since the initialization of the Flash itself extend the internal reset duration well beyond the filter delay.

The next Figures 28, 29 and 30 summarize the timing for Software and Watchdog Timer Bidirectional reset events: In particular *Figure 30* shows the degeneration into Hardware reset.






Figure 28. SW / WDT bidirectional RESET ($\overline{EA} = 1$)






Figure 29. SW / WDT bidirectional RESET ($\overline{EA} = 0$)






Figure 30. SW / WDT bidirectional RESET (EA = 0) followed by a HW RESET

20.7 Reset circuitry

Internal reset circuitry is described in *Figure 33*. The RSTIN pin provides an internal pull-up resistor of $50k\Omega$ to $250k\Omega$ (The minimum reset time must be calculated using the lowest value).

It also provides a programmable (BDRSTEN bit of SYSCON register) pull-down to output internal reset state signal (synchronous reset, watchdog timer reset or software reset).

This bidirectional reset function is useful in applications where external devices require a reset signal but cannot be connected to RSTOUT pin.


This is the case of an external memory running codes before EINIT (end of initialization) instruction is executed. RSTOUT pin is pulled high only when EINIT is executed.


The RPD pin provides an internal weak pull-down resistor which discharges external capacitor at a typical rate of 200μ A. If bit PWDCFG of SYSCON register is set, an internal pull-up resistor is activated at the end of the reset sequence. This pull-up will charge any capacitor connected on RPD pin.

The simplest way to reset the ST10F273M is to insert a capacitor C1 between RSTIN pin and V_{SS}, and a capacitor between RPD pin and V_{SS} (C0) with a pull-up resistor R0 between RPD pin and V_{DD}. The input RSTIN provides an internal pull-up device equalling a resistor of $50k\Omega$ to $250k\Omega$ (the minimum reset time must be determined by the lowest value). Select C1 that produce a sufficient discharge time to permit the internal or external oscillator and / or internal PLL and the on-chip voltage regulator to stabilize.



To ensure correct power-up reset with controlled supply current consumption, specially if clock signal requires a long period of time to stabilize, an asynchronous hardware reset is required during power-up. For this reason, it is recommended to connect the external R0-C0 circuit shown in *Figure 31* to the RPD pin. On power-up, the logical low level on RPD pin forces an asynchronous hardware reset when RSTIN is asserted low. The external pull-up R0 will then charge the capacitor C0. Note that an internal pull-down device on RPD pin is turned on when RSTIN pin is low, and causes the external capacitor (C0) to begin discharging at a typical rate of 100-200µA. With this mechanism, after power-up reset, short low pulses applied on RSTIN produce synchronous hardware reset. If RSTIN is asserted longer than the time needed for C0 to be discharged by the internal pull-down device, then the device is forced in an asynchronous reset. This mechanism insures recovery from very catastrophic failure.






The minimum reset circuit of *Figure 31* is not adequate when the RSTIN pin is driven from the ST10F273M itself during software or watchdog triggered resets, because of the capacitor C1 that will keep the voltage on RSTIN pin above V_{IL} after the end of the internal reset sequence, and thus will trigger an asynchronous reset sequence.


Figure 32 shows an example of a reset circuit. In this example, R1-C1 external circuit is only used to generate power-up or manual reset, and R0-C0 circuit on RPD is used for power-up reset and to exit from Power-down mode. Diode D1 creates a wired-OR gate connection to the reset pin and may be replaced by open-collector Schmitt trigger buffer. Diode D2 provides a faster cycle time for repetitive power-on resets.

R2 is an optional pull-up for faster recovery and correct biasing of TTL Open Collector drivers.









20.8 Reset application examples

The next two timing diagrams (*Figure 34* and *Figure 35*) provide additional examples of bidirectional internal reset events (Software and Watchdog) including in particular the external capacitances charge and discharge transients (refer also to *Figure 32* for the external circuit scheme).




Figure 34. Example of software or watchdog bidirectional reset ($\overline{EA} = 1$)






Figure 35. Example of software or watchdog bidirectional reset ($\overline{EA} = 0$)



20.9 Reset summary

The following table summarizes the different reset events.

Event Power-on Reset			۲.	<u>ب</u> بز	RS	TIN	v	/DT(CON	flag	S
Event	RPD	EA	Bidir	Synch. Asynch.	Min Max ξ g g 1 ms (VREG) 1.2 ms (Reson. + PLL) 10.2 ms (Crystal + PLL) - 1 1 1 ms (VREG) - 0 1 1 500ns - 0 1 500ns - 0 1 500ns - 0 1 500ns - 0 1 500ns - 0 1 max (4 TCL, 500ns) 1032 + 12 TCL + max(4 TCL, 500ns) 0 0 max (4 TCL, 500ns) 1032 + 12 TCL + max(4 TCL, 500ns) 0 0 Activated by internal logic for 1024 TCL 0 0 0 1032 + 12 TCL + max(4 TCL, 500ns) - 0 1 1032 + 12 TCL + max(4 TCL, 500ns) - 0 1 1032 + 12 TCL + max(4 TCL, 500ns) <t< th=""><th>LHWR</th><th>SHWR</th><th>SWR</th><th>WDTR</th></t<>	LHWR	SHWR	SWR	WDTR		
Power-on Reset	0	0	N	Asynch.	1.2 ms (Reson. + PLL) 10.2 ms	-	1	1	1	1	0
	0	1	Ν	Asynch.	1ms (VREG)	-	1	1	1	1	0
	1	х	х		F	FORBIDDEN					
	х	х	Υ			-					
	0	0	Z	Asynch.	500ns	-	0	1	1	1	0
Hardware Reset	0	1	Z	Asynch.	500ns	-	0	1	1	1	0
(Asynchronous)	0	0	Υ	Asynch.	500ns	-	0	1	1	1	0
	0	1	Υ	Asynch.	500ns	-	0	1	1	1	0
	1	0	Ν	Synch.	max (4 TCL, 500ns)		0	0	1	1	0
	1	1	N	Synch.	max (4 TCL, 500ns)		0	NM M	1	0	
Short Hardware Reset (Synchronous) ⁽¹⁾	1	0	Y	Synch.	max (4 TCL, 500ns)		0	0	1	1	0
(Synchronous)				-	Activated by interna	I logic for 1024 TCL		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1			
	1	1	Y	Synch.	max (4 TCL, 500ns)		0	0	1	1	0
					Activated by interna	I logic for 1024 TCL					
	1	0	Ν	Synch.	1032 + 12 TCL + max(4 TCL, 500ns)	-	0	1	1	1	0
	1	1	Ν	Synch.	1032 + 12 TCL + max(4 TCL, 500ns)	-	0	1	1	1	0
Long Hardware Reset	1	0	Y	Synch.	1032 + 12 TCL + max(4 TCL, 500ns)	-	0	1	1	1	0
(Synchronous)					Activated by internal lo	ogic only for 1024 TCL					
	1	1	Y	Synch.	1032 + 12 TCL + max(4 TCL, 500ns)	-	0	1	1	1	0
					Activated by internal lo	ogic only for 1024 TCL]				

Table 43. Reset event



x 0 N Synch.	RS	RSTIN WDTCON flag									
Event	RPD	EA	Bidi	Sync	Min	Мах	PONR	LHWR	SHWR	SWR	WDTR
	х	0	Ν	igigigMinMaxNSynch.Not activatedNSynch.Not activatedYSynch.Not activatedYSynch.Activated by internal logic for 1024 TCLNSynch.Not activated	0	0	0	1	0		
Software Reset ⁽²⁾	х	0	Ν	Synch.	Not ac	0	0	0	1	0	
Soliware Reserve	0	1	Υ	Synch.	Not ac	tivated	0	0	0	1	0
	1	1	Υ	Synch.	Activated by interna	I logic for 1024 TCL	0	0	0	1	0
	х	0	Ν	Synch.	Not ac	tivated	0	0	0	1	1
Watchdog Reset ⁽²⁾	х	0	Ν	Synch.	Not activated		0	0	0	1	1
Watchuog Reset	0	1	Υ	Synch.	Not activated 0 0				0	1	1
	1	1	Υ	Synch.	Activated by interna	0	0	1	1		

 Table 43.
 Reset event (continued)

1. It can degenerate into a Long Hardware Reset and consequently differently flagged (see Section 20.3 for details).

2. When Bidirectional is active (and with RPD = 0), it can be followed by a Short Hardware Reset and consequently differently flagged (see *Section 20.6* for details).

The start-up configurations and some system features are selected on reset sequences as described in *Table 44* and *Figure 36*.

Table 44 describes the system configuration latched on PORT0 in the six different reset modes. *Figure 36* summarizes the state of bits of PORT0 latched in RP0H, SYSCON, BUSCON0 registers.

Table 44.	PORT0 latched configuration for the different reset events
-----------	--

	PORT0															
X: Pin is sampled -: Pin is not sampled		Clock options		Segment	address lines	Chin colocia	Cillp selects	WR configuration		and i be	Reserved	BSL	Reserved	Reserved	 POL.1 Adapt mode 	Emu mode
Sample event	P0H.7	P0H.6	P0H.5	P0H.4	P0H.3	P0H.2	P0H.1	POH.0	P0L.7	P0L.6	P0L.5	P0L.4	P0L.3	P0L.2	P0L.1	POL.0
Software Reset	-	-	-	Х	Х	Х	Х	Х	Х	Х	-	-	-	-	-	-
Watchdog Reset	-	-	-	Х	Х	Х	Х	Х	Х	Х	-	-	-	-	-	-
Synchronous Short Hardware Reset	-	-	-	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
Synchronous Long Hardware Reset	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
Asynchronous Hardware Reset	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
Asynchronous Power-On Reset	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х






Figure 36. PORT0 bits latched into the different registers after reset

107/182



System reset

21 Power reduction modes

Three different power reduction modes with different levels of power reduction have been implemented in the ST10F273M. In Idle mode only the CPU is stopped, while peripherals still operate. In Power-down mode both the CPU and peripherals are stopped. In Standby mode the main power supply (V_{DD}) can be turned off while a portion of the internal RAM remains powered via V_{STBY} dedicated power pin.

Idle and Power-down modes are software activated by a protected instruction and are terminated in different ways as described in the following sections.

Standby mode is entered by simply removing V_{DD}, holding the MCU under reset state.

Note: All external bus actions are completed before Idle or Power-down mode is entered. However, Idle or Power-down mode is **not** entered if READY is enabled, but has not been activated (driven low for negative polarity, or driven high for positive polarity) during the last bus access.

21.1 Idle mode

Idle mode is entered by running the IDLE protected instruction. The CPU operation is stopped and the peripherals still run.

Idle mode is terminated by any interrupt request. Whether or not the interrupt is serviced, the instruction following the IDLE instruction will be executed after the return from interrupt (RETI) instruction, and the CPU then resumes the normal program.

21.2 Power-down mode

Power-down mode starts by running the PWRDN protected instruction. The internal clock is stopped and all MCU parts including the watchdog timer are on hold. The only exception could be the Real Time Clock if programmed accordingly in conjuction with selecting one of the two oscillator circuits (either the main or the 32 kHz on-chip oscillator).

If the Real Time Clock module is used when the device is in Power-down mode, a reference clock is needed. In this case, two possible configurations may be selected by the user application according to the desired level of power reduction:

- A 32 kHz crystal is connected to the on-chip low-power oscillator (pins XTAL3 / XTAL4) and running. In this case the main oscillator is stopped when Power-down mode is entered, while the Real Time Clock continues counting using a 32 kHz clock signal as reference. The presence of a running low-power oscillator is detected after the Poweron: This clock is immediately assumed (if present, or as soon as it is detected) as reference for the Real Time Clock counter and it will be maintained indefinitely (unless specifically disabled via software).
- Only the main oscillator is running (XTAL1 / XTAL2 pins). In this case the main oscillator is not stopped when Power-down is entered, and the Real Time Clock continues counting using the main oscillator clock signal as reference.

There are two different operating Power-down modes: protected mode and interruptible mode.



Before entering Power-down mode (by executing the instruction PWRDN), bit VREGOFF in the XMISC register must be set.

Note: Leaving the main voltage regulator active during Power-down may lead to unexpected behavior (example: CPU wake-up) and power consumption higher than what is specified.

21.2.1 Protected power-down mode

This mode is selected when PWDCFG (bit 5) of SYSCON register is cleared. The Protected Power-down mode is only activated if the $\overline{\text{NMI}}$ pin is pulled low when executing PWRDN instruction (this means that the PWRD instruction belongs to the $\overline{\text{NMI}}$ software routine). This mode is only deactivated with an external hardware reset on $\overline{\text{RSTIN}}$ pin.

21.2.2 Interruptible power-down mode


This mode is selected when PWDCFG (bit 5) of SYSCON register is set.

The Interruptible Power-down mode is only activated if all the enabled Fast External Interrupt pins are in their inactive level.

This mode is deactivated with an external reset applied to RSTIN pin or with an interrupt request applied to one of the Fast External Interrupt pins, or with an interrupt generated by the Real Time Clock, or with an interrupt generated by the activity on CAN's and I²C module interfaces. To allow the internal PLL and clock to stabilize, the RSTIN pin must be held low according the recommendations described in *Section 20: System reset on page 82*.

An external RC circuit must be connected to RPD pin, as shown in the Figure 37.

Figure 37. External RC circuitry on RPD pin



To exit Power-down mode with an external interrupt, an EXxIN (x = 7...0) pin has to be asserted for at least 40ns.

21.3 Standby mode

In Standby mode, it is possible to turn off the main V_{DD} provided that V_{STBY} is available through the dedicated pin of the ST10F273M.

To enter Standby mode it is mandatory to held the device under reset: once the device is under reset, the RAM is disabled (see XRAM2EN bit of XPERCON register), and its digital interface is frozen in order to avoid any kind of data corruption.

A dedicated embedded low-power voltage regulator is implemented to generate the internal low voltage supply (about 1.65V in Standby mode) to bias all those circuits that shall remain active: the portion of XRAM (16 Kbytes for ST10F273M), the RTC counters and 32 kHz onchip oscillator amplifier.



In normal running mode (that is, when main V_{DD} is on) the V_{STBY} pin can be tied to V_{SS} during reset to exercise the EA functionality associated with the same pin: The voltage supply for the circuitries which are usually biased with V_{STBY} (see in particular the 32 kHz oscillator used in conjunction with Real Time Clock module), is granted by the active main V_{DD}.

It must be noted that Standby mode can generate problems associated with the usage of different power supplies in CMOS systems; particular attention must be paid when the ST10F273M I/O lines are interfaced with other external CMOS integrated circuits: If V_{DD} of ST10F273M becomes (for example, in Standby mode) lower than the output level forced by the I/O lines of these external integrated circuits, the ST10F273M could be directly powered through the inherent diode existing on ST10F273M output driver circuitry. The same is valid for ST10F273M interfaced to active/inactive communication buses during Standby mode: Current injection can be generated through the inherent diode.

Furthermore, the sequence of turning on/off of the different voltage could be critical for the system (not only for the ST10F273M device). The device Standby mode current (I_{STBY}) may vary while V_{DD} to V_{STBY} (and vice versa) transition occurs: Some current flows between V_{DD} and V_{STBY} pins. System noise on both V_{DD} and V_{STBY} can contribute to increase this phenomenon.

21.3.1 Entering standby mode

As already stated, to enter Standby mode the XRAM2EN bit in the XPERCON register must be cleared: This allows the RAM interface to be frozen immediately, avoiding any data corruption. As a consequence of a RESET event, the RAM power supply is switched to the internal low-voltage supply V_{18SB} (derived from V_{STBY} through the low-power voltage regulator). The RAM interface remains frozen until the bit XRAM2EN is set again by software initialization routine (at next exit from main V_{DD} power-on reset sequence).

Since V₁₈ is falling down (as a consequence of V_{DD} turning off), it can happen that the XRAM2EN bit is no longer able to guarantee its content (logic "0"), being the XPERCON Register powered by internal V₁₈. This does not generate any problem, because the Standby mode switching dedicated circuit continues to confirm the RAM interface freezing, irrespective the XRAM2EN bit content; XRAM2EN bit status is considered again when internal V₁₈ comes back over internal standby reference V_{18SB}.

If internal V₁₈ becomes lower than internal standby reference (V_{18SB}) of about 0.3 to 0.45V with bit XRAM2EN set, the RAM Supply switching circuit is not active: in case of a temporary drop on internal V₁₈ voltage versus internal V_{18SB} during normal code execution, no spurious Standby mode switching can occur (the RAM is not frozen and can still be accessed).

The ST10F273M Core module, generating the RAM control signals, is powered by internal V₁₈ supply; during turning off transient these control signals follow the V₁₈, while RAM is switched to V_{18SB} internal reference. It could happen that a high level of RAM write strobe from ST10F273M Core (active low signal) is low enough to be recognized as a logic "0" by the RAM interface (due to V₁₈ lower than V_{18SB}): The bus status could contain a valid address for the RAM and an unwanted data corruption could occur. For this reason, an extra interface, powered by the switched supply, is used to prevent the RAM from this kind of potential corruption mechanism.



Warning: During power-off phase, it is important that the external hardware maintains a stable ground level on RSTIN pin, without any glitch, in order to avoid spurious exiting from reset status with unstable power supply.

21.3.2 Exiting standby mode

After the system has entered the Standby mode, the procedure to exit this mode consists of a standard Power-on sequence, with the only difference that the RAM is already powered through V_{18SB} internal reference (derived from V_{STBY} pin external voltage).

It is recommended to held the device under RESET (RSTIN pin forced low) until external V_{DD} voltage pin is stable. Even though, at the very beginning of the power-on phase, the device is maintained under reset by the internal low voltage detector circuit (implemented inside the main voltage regulator) till the internal V_{18} becomes higher than about 1.0V, there is no guaranty that the device stays under reset status if RSTIN is at high level during power ramp up. So, it is important the external hardware is able to guarantee a stable ground level on RSTIN along the power-on phase, without any temporary glitch.

The external hardware shall be responsible to drive low the $\overline{\text{RSTIN}}$ pin until the V_{DD} is stable, even though the internal LVD is active.

Once the internal Reset signal goes low, the RAM (still frozen) power supply is switched to the main V_{18} .

At this time, everything becomes stable, and the execution of the initialization routines can start: XRAM2EN bit can be set, enabling the RAM.

21.3.3 Real time clock and standby mode

When Standby mode is entered (turning off the main supply V_{DD}), the Real Time Clock counting can be maintained running in case the on-chip 32 kHz oscillator is used to provide the reference to the counter. This is not possible if the main oscillator is used as reference for the counter: Being the main oscillator powered by V_{DD} , once this is switched off, the oscillator is stopped.

21.3.4 Power reduction modes summary

The different Power reduction modes are summarized in the following Table 45.

	Mode	مم۷	Vstby	CPU	Peripherals	RTC	Main OSC	32 kHz OSC	STBY XRAM	XRAM
ſ	Idle	on	on	off	on	off	run	off	biased	biased
		on	on	off	on	on	run	on	biased	biased

Table 45.	Power	reduction	modes	summary
-----------	-------	-----------	-------	---------



Mode	V _{DD}	Vstby	CPU	Peripherals	RTC	Main OSC	32 kHz OSC	STBY XRAM	XRAM
	on	on	off	off	off	off	off	biased	biased
Power-down	on	on	off	off	on	on	off	biased	biased
	on	on	off	off	on	off	on	biased	biased
Standby	off	on	off	off	off	off	off	biased	off
Stanuby	off	on	off	off	on	off	on	biased	off

 Table 45.
 Power reduction modes summary (continued)



22 Programmable output clock divider

A specific register mapped on the XBUS allows to choose the division factor on the CLKOUT signal (P3.15). This register is mapped on X-Miscellaneous memory address range.

When CLKOUT function is enabled by setting bit CLKEN of register SYSCON, by default the CPU clock is output on P3.15. Setting bit XMISCEN of register XPERCON and bit XPEN of register SYSCON, it is possible to program the clock prescaling factor: in this way on P3.15 a prescaled value of the CPU clock can be output.

When CLKOUT function is not enabled (bit CLKEN of register SYSCON cleared), P3.15 does not output any clock signal, even though XCLKOUTDIV register is programmed.



23 Register set

This section summarizes all registers implemented in the ST10F273M, ordered by name.

23.1 Special function registers

The following table lists all SFRs which are implemented in the ST10F273M in alphabetical order.

Bit-addressable SFRs are marked with the letter "b" in column "Name".

SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "**E**" in column "Physical Address".

Name		Physical address	8-bit address	Description	Reset value	
ADCIC	b	FF98h	CCh	A/D converter end of conversion interrupt control register	00h	
ADCON	b	FFA0h	D0h	A/D converter control register	0000h	
ADDAT		FEA0h	50h	A/D converter result register	0000h	
ADDAT2		F0A0h E	50h	A/D converter 2 result register	0000h	
ADDRSEL1		FE18h	0Ch	Address select register 1	0000h	
ADDRSEL2		FE1Ah	0Dh	Address select register 2	0000h	
ADDRSEL3		FE1Ch	0Eh	Address select register 3	0000h	
ADDRSEL4		FE1Eh	0Fh	Address select register 4	0000h	
ADEIC	b	FF9Ah	CDh	A/D converter overrun error interrupt control register	00h	
BUSCON0	b	FF0Ch	86h	Bus configuration register 0	0xx0h	
BUSCON1	b	FF14h	8Ah	Bus configuration register 1	0000h	
BUSCON2	b	FF16h	8Bh	Bus configuration register 2	0000h	
BUSCON3	b	FF18h	8Ch	Bus configuration register 3	0000h	
BUSCON4	b	FF1Ah	8Dh	Bus configuration register 4	0000h	
CAPREL		FE4Ah	25h	GPT2 capture/reload register	0000h	
CC0		FE80h	40h	CAPCOM register 0	0000h	
CC0IC	b	FF78h	BCh	CAPCOM register 0 interrupt control register	00h	
CC1		FE82h	41h	CAPCOM register 1	0000h	
CC1IC	b	FF7Ah	BDh	CAPCOM register 1 interrupt control register	00h	
CC2		FE84h	42h	CAPCOM register 2	0000h	
CC2IC	b	FF7Ch	BEh	CAPCOM register 2 interrupt control register	00h	
CC3		FE86h	43h	CAPCOM register 3	0000h	
CC3IC	b	FF7Eh	BFh	CAPCOM register 3 interrupt control register	00h	

 Table 46.
 List of special function registers



Name	e	Physical 8-bit address address		Description	Reset value
CC4		FE88h	44h	CAPCOM register 4	
CC4IC	b	FF80h	C0h	CAPCOM register 4 interrupt control register	00h
CC5		FE8Ah	45h	CAPCOM register 5	0000h
CC5IC	b	FF82h	C1h	CAPCOM register 5 interrupt control register	00h
CC6		FE8Ch	46h	CAPCOM register 6	0000h
CC6IC	b	FF84h	C2h	CAPCOM register 6 interrupt control register	00h
CC7		FE8Eh	47h	CAPCOM register 7	0000h
CC7IC	b	FF86h	C3h	CAPCOM register 7 interrupt control register	00h
CC8		FE90h	48h	CAPCOM register 8	0000h
CC8IC	b	FF88h	C4h	CAPCOM register 8 interrupt control register	00h
CC9		FE92h	49h	CAPCOM register 9	0000h
CC9IC	b	FF8Ah	C5h	CAPCOM register 9 interrupt control register	00h
CC10		FE94h	4Ah	CAPCOM register 10	0000h
CC10IC	b	FF8Ch	C6h	CAPCOM register 10 interrupt control register	00h
CC11		FE96h	4Bh	CAPCOM register 11	0000h
CC11IC	b	FF8Eh	C7h	CAPCOM register 11 interrupt control register	00h
CC12		FE98h	4Ch	CAPCOM register 12	0000h
CC12IC	b	FF90h	C8h	CAPCOM register 12 interrupt control register	00h
CC13		FE9Ah	4Dh	CAPCOM register 13	0000h
CC13IC	b	FF92h	C9h	CAPCOM register 13 interrupt control register	00h
CC14		FE9Ch	4Eh	CAPCOM register 14	0000h
CC14IC	b	FF94h	CAh	CAPCOM register 14 interrupt control register	00h
CC15		FE9Eh	4Fh	CAPCOM register 15	0000h
CC15IC	b	FF96h	CBh	CAPCOM register 15 interrupt control register	00h
CC16		FE60h	30h	CAPCOM register 16	0000h
CC16IC	b	F160h	E B0h	CAPCOM register 16 interrupt control register	00h
CC17		FE62h	31h	CAPCOM register 17	0000h
CC17IC	b	F162h	E B1h	CAPCOM register 17 interrupt control register	00h
CC18		FE64h	32h	CAPCOM register 18	0000h
CC18IC	b	F164h	E B2h	CAPCOM register 18 interrupt control register	00h
CC19		FE66h	33h	CAPCOM register 19	0000h
CC19IC	b	F166h	E B3h	CAPCOM register 19 interrupt control register	00h
CC20		FE68h	34h	CAPCOM register 20	0000h
CC20IC	b	F168h	E B4h	CAPCOM register 20 interrupt control register	00h

Table 46.	List of special function registers (continued)
	······································



Name	e	Physical address		8-bit address	Description	Reset value
CC21		FE6Ah		35h	CAPCOM register 21	0000h
CC21IC	b	F16Ah	Е	B5h	CAPCOM register 21 interrupt control register	00h
CC22		FE6Ch		36h	CAPCOM register 22	0000h
CC22IC	b	F16Ch	Е	B6h	CAPCOM register 22 interrupt control register	00h
CC23		FE6Eh		37h	CAPCOM register 23	0000h
CC23IC	b	F16Eh	Е	B7h	CAPCOM register 23 interrupt control register	00h
CC24		FE70h		38h	CAPCOM register 24	0000h
CC24IC	b	F170h	Е	B8h	CAPCOM register 24 interrupt control register	00h
CC25		FE72h		39h	CAPCOM register 25	0000h
CC25IC	b	F172h	Е	B9h	CAPCOM register 25 interrupt control register	00h
CC26		FE74h		3Ah	CAPCOM register 26	0000h
CC26IC	b	F174h	Е	BAh	CAPCOM register 26 interrupt control register	00h
CC27		FE76h		3Bh	CAPCOM register 27	0000h
CC27IC	b	F176h	Е	BBh	CAPCOM register 27 interrupt control register	00h
CC28		FE78h		3Ch	CAPCOM register 28	0000h
CC28IC	b	F178h	Е	BCh	CAPCOM register 28 interrupt control register	00h
CC29		FE7Ah		3Dh	CAPCOM register 29	0000h
CC29IC	b	F184h	Е	C2h	CAPCOM register 29 interrupt control register	00h
CC30		FE7Ch		3Eh	CAPCOM register 30	0000h
CC30IC	b	F18Ch	Е	C6h	CAPCOM register 30 interrupt control register	00h
CC31		FE7Eh		3Fh	CAPCOM register 31	0000h
CC31IC	b	F194h	Е	CAh	CAPCOM register 31 interrupt control register	00h
CCM0	b	FF52h		A9h	CAPCOM Mode Control register 0	0000h
CCM1	b	FF54h		AAh	CAPCOM Mode Control register 1	0000h
CCM2	b	FF56h		ABh	CAPCOM Mode Control register 2	0000h
CCM3	b	FF58h		ACh	CAPCOM Mode Control register 3	0000h
CCM4	b	FF22h		91h	CAPCOM Mode Control register 4	0000h
CCM5	b	FF24h		92h	CAPCOM Mode Control register 5	0000h
CCM6	b	FF26h		93h	CAPCOM Mode Control register 6	0000h
CCM7	b	FF28h		94h	CAPCOM Mode Control register 7	0000h
СР		FE10h		08h	CPU Context Pointer register	FC00h
CRIC	b	FF6Ah		B5h	GPT2 CAPREL interrupt control register	00h
CSP		FE08h		04h	CPU Code Segment Pointer register (read only)	0000h
DP0L	b	F100h	Е	80h	P0L direction control register	00h

Table 46.	List of special function registers (continued)
-----------	--



Name		Physical address		8-bit address	Description	Reset value
DP0H	b	F102h	Е	81h	P0h direction control register	00h
DP1L	b	F104h	Е	82h	P1L direction control register	00h
DP1H	b	F106h	Е	83h	P1h direction control register	00h
DP2	b	FFC2h		E1h	Port 2 direction control register	0000h
DP3	b	FFC6h		E3h	Port 3 direction control register	0000h
DP4	b	FFCAh		E5h	Port 4 direction control register	00h
DP6	b	FFCEh		E7h	Port 6 direction control register	00h
DP7	b	FFD2h		E9h	Port 7 direction control register	00h
DP8	b	FFD6h		EBh	Port 8 direction control register	00h
DPP0		FE00h		00h	CPU data page pointer 0 register (10-bit)	0000h
DPP1		FE02h		01h	CPU data page pointer 1 register (10-bit)	0001h
DPP2		FE04h		02h	CPU data page pointer 2 register (10-bit)	0002h
DPP3		FE06h		03h	CPU data page pointer 3 register (10-bit)	0003h
EMUCON		FE0Ah		05h	Emulation control register	XXh
EXICON	b	F1C0h	Е	E0h	External interrupt control register	0000h
EXISEL	b	F1DAh	Е	EDh	External interrupt source selection register	0000h
IDCHIP		F07Ch	Е	3Eh	Device identifier register (n is the device revision)	111nh
IDMANUF		F07Eh	Е	3Fh	Manufacturer identifier register	0403h
IDMEM		F07Ah	Е	3Dh	On-chip memory identifier register	2080h
IDPROG		F078h	Е	3Ch	Programming voltage identifier register	0040h
IDX0	b	FF08h		84h	MAC unit address pointer 0	0000h
IDX1	b	FF0Ah		85h	MAC unit address pointer 1	0000h
MAH		FE5Eh		2Fh	MAC unit accumulator - high word	0000h
MAL		FE5Ch		2Eh	MAC unit accumulator - low word	0000h
MCW	b	FFDCh		EEh	MAC unit control word	0000h
MDC	b	FF0Eh		87h	CPU multiply divide control register	0000h
MDH		FE0Ch		06h	CPU multiply divide register – high word	0000h
MDL		FE0Eh		07h	CPU multiply divide register – low word	0000h
MRW	b	FFDAh		EDh	MAC unit repeat word	0000h
MSW	b	FFDEh		EFh	MAC unit status word	0200h
ODP2	b	F1C2h	Е	E1h	Port 2 open drain control register	0000h
ODP3	b	F1C6h	Е	E3h	Port 3 open drain control register	0000h
ODP4	b	F1CAh	Е	E5h	Port 4 open drain control register	00h
ODP6	b	F1CEh	Ε	E7h	Port 6 open drain control register	00h

Table 46. List of special function registers (continued)
--



Name		Physical address		8-bit address	Description	Reset value
ODP7	b	F1D2h	Е	E9h	Port 7 open drain control register	00
ODP8	b	F1D6h	Е	EBh	Port 8 open drain control register	00h
ONES	b	FF1Eh		8Fh	Constant value 1's register (read only)	FFFFh
P0L	b	FF00h		80h	PORT0 low register (lower half of PORT0)	00h
P0H	b	FF02h		81h	PORT0 high register (upper half of PORT0)	00h
P1L	b	FF04h		82h	PORT1 low register (lower half of PORT1)	00h
P1H	b	FF06h		83h	PORT1 high register (upper half of PORT1)	00h
P2	b	FFC0h		E0h	Port 2 register	0000h
P3	b	FFC4h		E2h	Port 3 register	0000h
P4	b	FFC8h		E4h	Port 4 register (8-bit)	00h
P5	b	FFA2h		D1h	Port 5 register (read only)	XXXXh
P6	b	FFCCh		E6h	Port 6 register (8-bit)	00h
P7	b	FFD0h		E8h	Port 7 register (8-bit)	00h
P8	b	FFD4h		EAh	Port 8 register (8-bit)	00h
P5DIDIS	b	FFA4h		D2h	Port 5 digital disable register	0000h
PECC0		FEC0h		60h	PEC channel 0 control register	0000h
PECC1		FEC2h		61h	PEC channel 1 control register	0000h
PECC2		FEC4h		62h	PEC channel 2 control register	0000h
PECC3		FEC6h		63h	PEC channel 3 control register	0000h
PECC4		FEC8h		64h	PEC channel 4 control register	0000h
PECC5		FECAh		65h	PEC channel 5 control register	0000h
PECC6		FECCh		66h	PEC channel 6 control register	0000h
PECC7		FECEh		67h	PEC channel 7 control register	0000h
PICON	b	F1C4h	Е	E2h	Port input threshold control register	00h
PP0		F038h	Е	1Ch	PWM module period register 0	0000h
PP1		F03Ah	Е	1Dh	PWM module period register 1	0000h
PP2		F03Ch	Е	1Eh	PWM module period register 2	0000h
PP3		F03Eh	Е	1Fh	PWM module period register 3	0000h
PSW	b	FF10h		88h	CPU program status word	0000h
PT0		F030h	Е	18h	PWM module up/down counter 0	0000h
PT1		F032h	Е	19h	PWM module up/down counter 1	0000h
PT2		F034h	Е	1Ah	PWM module up/down counter 2	0000h
PT3		F036h	Е	1Bh	PWM module up/down counter 3	0000h
PW0		FE30h		18h	PWM module pulse width register 0	0000h

Table 46.	List of special function registers (continued)
-----------	--



Name PW1		Physical address FE32h		8-bit address	Description	Reset value
				19h	PWM module pulse width register 1	0000h
PW2		FE34h		1Ah	PWM module pulse width register 2	0000h
PW3		FE36h		1Bh	PWM module pulse width register 3	0000h
PWMCON0	b	FF30h		98h	PWM module control register 0	0000h
PWMCON1	b	FF32h		99h	PWM module control register 1	0000h
PWMIC	b	F17Eh	Е	BFh	PWM module interrupt control register	00h
QR0		F004h	Е	02h	MAC unit offset register r0	0000h
QR1		F006h	Е	03h	MAC unit offset register R1	0000h
QX0		F000h	Е	00h	MAC unit offset register X0	0000h
QX1		F002h	Е	01h	MAC unit offset register X1	0000h
RP0H	b	F108h	Е	84h	System start-up configuration register (read only)	XXh
S0BG		FEB4h		5Ah	Serial channel 0 baudrate generator reload register	0000h
S0CON	b	FFB0h		D8h	Serial channel 0 control register	0000h
S0EIC	b	FF70h		B8h	Serial channel 0 error interrupt control register	00h
SORBUF		FEB2h		59h	Serial channel 0 receive buffer register (read only)	XXh
SORIC	b	FF6Eh		B7h	Serial channel 0 receive interrupt control register	00h
SOTBIC	b	F19Ch	Е	CEh	Serial channel 0 transmit buffer interrupt control reg.	00h
S0TBUF		FEB0h		58h	Serial channel 0 transmit buffer register (write only)	0000h
SOTIC	b	FF6Ch		B6h	Serial channel 0 transmit interrupt control register	00h
SP		FE12h		09h	CPU system stack pointer register	FC00h
SSCBR		F0B4h	Е	5Ah	SSC baudrate register	0000h
SSCCON	b	FFB2h		D9h	SSC control register	0000h
SSCEIC	b	FF76h		BBh	SSC error interrupt control register	00h
SSCRB		F0B2h	Е	59h	SSC receive buffer (read only)	XXXXh
SSCRIC	b	FF74h		BAh	SSC receive interrupt control register	00h
SSCTB		F0B0h	Е	58h	SSC transmit buffer (write only)	0000h
SSCTIC	b	FF72h		B9h	SSC transmit interrupt control register	00h
STKOV		FE14h		0Ah	CPU stack overflow pointer register	FA00h
STKUN		FE16h		0Bh	CPU stack underflow pointer register	FC00h
SYSCON	b	FF12h		89h	CPU system configuration register	0xx0h ⁽¹⁾
Т0		FE50h		28h	CAPCOM timer 0 register	0000h
T01CON	b	FF50h		A8h	CAPCOM timer 0 and timer 1 control register	0000h
TOIC	b	FF9Ch		CEh	CAPCOM timer 0 interrupt control register	00h
TOREL		FE54h		2Ah	CAPCOM timer 0 reload register	0000h

Table 46.	List of special function registers (continued)
-----------	--



Name		Physical address		8-bit address	Description	Reset value
T1		FE52h		29h	CAPCOM timer 1 register	0000h
T1IC	b	FF9Eh		CFh	CAPCOM timer 1 interrupt control register	00h
T1REL		FE56h		2Bh	CAPCOM timer 1 reload register	0000h
T2		FE40h		20h	GPT1 timer 2 register	0000h
T2CON	b	FF40h		A0h	GPT1 timer 2 control register	0000h
T2IC	b	FF60h		B0h	GPT1 timer 2 interrupt control register	00h
Т3		FE42h		21h	GPT1 timer 3 register	0000h
T3CON	b	FF42h		A1h	GPT1 timer 3 control register	0000h
T3IC	b	FF62h		B1h	GPT1 timer 3 interrupt control register	00h
T4		FE44h		22h	GPT1 timer 4 register	0000h
T4CON	b	FF44h		A2h	GPT1 timer 4 control register	0000h
T4IC	b	FF64h		B2h	GPT1 timer 4 interrupt control register	00h
T5		FE46h		23h	GPT2 timer 5 register	0000h
T5CON	b	FF46h		A3h	GPT2 timer 5 control register	0000h
T5IC	b	FF66h		B3h	GPT2 timer 5 interrupt control register	00h
Т6		FE48h		24h	GPT2 timer 6 register	0000h
T6CON	b	FF48h		A4h	GPT2 timer 6 control register	0000h
T6IC	b	FF68h		B4h	GPT2 timer 6 interrupt control register	00h
T7		F050h	Е	28h	CAPCOM timer 7 register	0000h
T78CON	b	FF20h		90h	CAPCOM timer 7 and 8 control register	0000h
T7IC	b	F17Ah	Е	BDh	CAPCOM timer 7 interrupt control register	00h
T7REL		F054h	Е	2Ah	CAPCOM timer 7 reload register	0000h
Т8		F052h	Е	29h	CAPCOM timer 8 register	0000h
T8IC	b	F17Ch	Е	BEh	CAPCOM timer 8 interrupt control register	00h
T8REL		F056h	Е	2Bh	CAPCOM timer 8 reload register	0000h
TFR	b	FFACh		D6h	Trap Flag register	0000h
WDT		FEAEh 57h		57h	Watchdog timer register (read only)	0000h
WDTCON	b	FFAEh D7h		D7h	Watchdog timer control register	00xxh ⁽²⁾
XADRS3		F01Ch E OE		0Eh	XPER address select register 3	800Bh
XP0IC	b	F186h	Е	C3h	See Section 9.1	00h ⁽³⁾
XP1IC	b	F18Eh	Е	C7h	See Section 9.1	00h ⁽³⁾
XP2IC	b	F196h	Е	CBh	See Section 9.1	00h ⁽³⁾
XP3IC	b	F19Eh	Е	CFh	See Section 9.1	00h ⁽³⁾

Table 46.	List of special function registers (continued)
-----------	--



Name		-	Physical 8-bi address addre		Description	Reset value	
XPERCON	b	F024h E		12h	XPER configuration register	05h	
ZEROS	b	FF1Ch		8Eh	Constant value 0's register (read only)	0000h	

Table 46. List of special function registers (continued)

1. The system configuration is selected during reset. SYSCON reset value is 0000 0xx0 x000 0000b.

2. Reset value depends on different triggered reset event.

 The XPnIC Interrupt Control Registers control interrupt requests from integrated X-Bus peripherals. Some software controlled interrupt requests may be generated by setting the XPnIR bits (of XPnIC register) of the unused X-Peripheral nodes.

23.2 X-registers

The following table lists in order of their names all X-Bus registers which are implemented in the ST10F273M. Even though they are also physically mapped on XBus memory space, the Flash control registers are listed in a separate section.

Note: The X-Registers are not bit-addressable.

Table 47. List of XBus registers

Name	Physical address	Description	Reset value
CAN1BRPER	EF0Ch	CAN1: BRP extension register	0000h
CAN1BTR	EF06h	CAN1: Bit timing register	2301h
CAN1CR	EF00h	CAN1: CAN control register	0001h
CAN1EC	EF04h	CAN1: error counter	0000h
CAN1IF1A1	EF18h	CAN1: IF1 arbitration 1	0000h
CAN1IF1A2	EF1Ah	CAN1: IF1 arbitration 2	0000h
CAN1IF1CM	EF12h	CAN1: IF1 command mask	0000h
CAN1IF1CR	EF10h	CAN1: IF1 command request	0001h
CAN1IF1DA1	EF1Eh	CAN1: IF1 data A 1	0000h
CAN1IF1DA2	EF20h	CAN1: IF1 data A 2	0000h
CAN1IF1DB1	EF22h	CAN1: IF1 data B 1	0000h
CAN1IF1DB2	EF24h	CAN1: IF1 data B 2	0000h
CAN1IF1M1	EF14h	CAN1: IF1 mask 1	FFFFh
CAN1IF1M2	EF16h	CAN1: IF1 mask 2	FFFFh
CAN1IF1MC	EF1Ch	CAN1: IF1 message control	0000h
CAN1IF2A1	EF48h	CAN1: IF2 arbitration 1	0000h
CAN1IF2A2	EF4Ah	CAN1: IF2 arbitration 2	0000h
CAN1IF2CM	EF42h	CAN1: IF2 command mask	0000h
CAN1IF2CR	EF40h	CAN1: IF2 command request	0001h
CAN1IF2DA1	EF4Eh	CAN1: IF2 data A 1	0000h



Name	Physical address	Description	Reset value		
CAN1IF2DA2	EF50h	CAN1: IF2 data A 2	0000h		
CAN1IF2DB1	EF52h	CAN1: IF2 data B 1	0000h		
CAN1IF2DB2	EF54h	CAN1: IF2 data B 2	0000h		
CAN1IF2M1	EF44h	CAN1: IF2 Mask 1	FFFFh		
CAN1IF2M2	EF46h	CAN1: IF2 mask 2	FFFFh		
CAN1IF2MC	EF4Ch	CAN1: IF2 message control	0000h		
CAN1IP1	EFA0h	CAN1: interrupt pending 1	0000h		
CAN1IP2	EFA2h	CAN1: interrupt pending 2	0000h		
CAN1IR	EF08h	CAN1: interrupt register	0000h		
CAN1MV1	EFB0h	CAN1: message valid 1	0000h		
CAN1MV2	EFB2h	CAN1: message valid 2	0000h		
CAN1ND1	EF90h	CAN1: new data 1	0000h		
CAN1ND2	EF92h	CAN1: new data 2	0000h		
CAN1SR	EF02h	CAN1: status register	0000h		
CAN1TR	EF0Ah	CAN1: test register	00x0h		
CAN1TR1	EF80h	CAN1: transmission request 1	0000h		
CAN1TR2	EF82h	CAN1: transmission request 2	0000h		
CAN2BRPER	EE0Ch	CAN2: BRP extension register	0000h		
CAN2BTR	EE06h	CAN2: bit timing register	2301h		
CAN2CR	EE00h	CAN2: CAN control register	0001h		
CAN2EC	EE04h	CAN2: error counter	0000h		
CAN2IF1A1	EE18h	CAN2: IF1 arbitration 1	0000h		
CAN2IF1A2	EE1Ah	CAN2: IF1 arbitration 2	0000h		
CAN2IF1CM	EE12h	CAN2: IF1 command mask	0000h		
CAN2IF1CR	EE10h	CAN2: IF1 command request	0001h		
CAN2IF1DA1	EE1Eh	CAN2: IF1 data A 1	0000h		
CAN2IF1DA2	EE20h	CAN2: IF1 data A 2	0000h		
CAN2IF1DB1	EE22h	CAN2: IF1 data B 1	0000h		
CAN2IF1DB2	EE24h	CAN2: IF1 data B 2	0000h		
CAN2IF1M1	EE14h	CAN2: IF1 mask 1	FFFFh		
CAN2IF1M2	EE16h	CAN2: IF1 mask 2	FFFFh		
CAN2IF1MC	EE1Ch	CAN2: IF1 message control	0000h		
CAN2IF2A1	EE48h	CAN2: IF2 arbitration 1	0000h		
CAN2IF2A2	EE4Ah	CAN2: IF2 arbitration 2	0000h		

 Table 47.
 List of XBus registers (continued)



Name	Physical address	Description	Reset value		
CAN2IF2CM	EE42h	CAN2: IF2 command mask	0000h		
CAN2IF2CR	EE40h	CAN2: IF2 command request	0001h		
CAN2IF2DA1	EE4Eh	CAN2: IF2 data A 1	0000h		
CAN2IF2DA2	EE50h	CAN2: IF2 data A 2	0000h		
CAN2IF2DB1	EE52h	CAN2: IF2 data B 1	0000h		
CAN2IF2DB2	EE54h	CAN2: IF2 data B 2	0000h		
CAN2IF2M1	EE44h	CAN2: IF2 mask 1	FFFFh		
CAN2IF2M2	EE46h	CAN2: IF2 mask 2	FFFFh		
CAN2IF2MC	EE4Ch	CAN2: IF2 message control	0000h		
CAN2IP1	EEA0h	CAN2: interrupt pending 1	0000h		
CAN2IP2	EEA2h	CAN2: interrupt pending 2	0000h		
CAN2IR	EE08h	CAN2: interrupt register	0000h		
CAN2MV1	EEB0h	CAN2: message valid 1	0000h		
CAN2MV2	EEB2h	CAN2: message valid 2	0000h		
CAN2ND1	EE90h	CAN2: new data 1	0000h		
CAN2ND2	EE92h	CAN2: new data 2	0000h		
CAN2SR	EE02h	CAN2: status register	0000h		
CAN2TR	EE0Ah	CAN2: test register	00x0h		
CAN2TR1	EE80h	CAN2: transmission request 1	0000h		
CAN2TR2	EE82h	CAN2: Transmission request 2	0000h		
I2CCCR1	EA06h	I2C clock control register 1	0000h		
I2CCCR2	EA0Eh	I2C clock control register 2	0000h		
I2CCR	EA00h	I2C control register	0000h		
I2CDR	EA0Ch	I2C data register	0000h		
I2COAR1	EA08h	I2C own address register 1	0000h		
I2COAR2	EA0Ah	I2C own address register 2	0000h		
I2CSR1	EA02h	I2C status register 1	0000h		
I2CSR2	EA04h	I2C status register 2	0000h		
RTCAH	ED14h	RTC alarm register high byte	XXXXh		
RTCAL	ED12h	RTC alarm register low byte	XXXXh		
RTCCON	ED00H	RTC control register	000Xh		
RTCDH	ED0Ch	RTC divider counter high byte	XXXXh		
RTCDL	ED0Ah	RTC divider counter low byte	XXXXh		
RTCH	ED10h	RTC programmable counter high byte	XXXXh		

Table 47. List of XBus registers (continued)



Name	Physical address	Description	Reset value XXXXh	
RTCL	ED0Eh	RTC programmable counter low byte		
RTCPH	ED08h	RTC prescaler register high byte	XXXXh	
RTCPL	ED06h	RTC prescaler register low byte	XXXXh	
XCLKOUTDIV	EB02h	CLKOUT divider control register	00h	
XEMU0	EB76h	XBUS emulation register 0 (write only)	XXXXh	
XEMU1	EB78h	XBUS emulation register 1 (write only)	XXXXh	
XEMU2	EB7Ah	XBUS emulation register 2 (write only)	XXXXh	
XEMU3	EB7Ch	XBUS emulation register 3 (write only)	XXXXh	
XIR0CLR	EB14h	X-Interrupt 0 clear register (write only)	0000h	
XIR0SEL	EB10h	X-Interrupt 0 selection register	0000h	
XIR0SET	EB12h	X-Interrupt 0 set register (write only)	0000h	
XIR1CLR	EB24h	X-Interrupt 1 clear register (write only)	0000h	
XIR1SEL	EB20h	X-Interrupt 1 selection register	0000h	
XIR1SET	EB22h	X-Interrupt 1 set register (write only)	0000h	
XIR2CLR	EB34h	X-Interrupt 2 clear register (write only)	0000h	
XIR2SEL	EB30h	X-Interrupt 2 selection register	0000h	
XIR2SET	EB32h	X-Interrupt 2 set register (write only)	0000h	
XIR3CLR	EB44h	X-Interrupt 3 clear selection register (write only)	0000h	
XIR3SEL	EB40h	X-Interrupt 3 selection register	0000h	
XIR3SET	EB42h	X-Interrupt 3 set selection register (write only)	0000h	
XMISC	EB46h	XBUS miscellaneous features register	0000h	
XP1DIDIS	EB36h	Port 1 digital disable register	0000h	
XPEREMU	EB7Eh	XPERCON copy for emulation (write only)	XXXXh	
XPICON	EB26h	Extended port input threshold control register	00h	
XPOLAR	EC04h	XPWM module channel polarity register	0000h	
XPP0	EC20h	XPWM module period register 0	0000h	
XPP1	EC22h	XPWM module period register 1	0000h	
XPP2	EC24h	XPWM module period register 2	0000h	
XPP3	EC26h	XPWM module period register 3	0000h	
XPT0	EC10h	XPWM module up/down counter 0	0000h	
XPT1	EC12h	XPWM module up/down counter 1	0000h	
XPT2	EC14h	XPWM module up/down counter 2	0000h	
ХРТ3	EC16h	XPWM module up/down counter 3	0000h	
XPW0	EC30h	XPWM module pulse width register 0	0000h	

Table 47. List of XBus registers (continued)



Name	Physical address	Description	Reset value
XPW1	EC32h	XPWM module pulse width register 1	0000h
XPW2	EC34h	XPWM module pulse width register 2	0000h
XPW3	EC36h	XPWM module pulse width register 3	0000h
XPWMCON0	EC00h	XPWM module control register 0	0000h
XPWMCON0CLR	EC08h	XPWM module clear control reg. 0 (write only)	0000h
XPWMCON0SET	EC06h	XPWM module set control register 0 (write only)	0000h
XPWMCON1	EC02h	XPWM module control register 1	0000h
XPWMCON1CLR	EC0Ch	XPWM module clear control reg. 0 (write only)	0000h
XPWMCON1SET	EC0Ah	XPWM module set control register 0 (write only)	0000h
XPWMPORT	EC80h	XPWM module port control register	0000h
XS1BG	E906h	XASC baudrate generator reload register	0000h
XS1CON	E900h	XASC control register	0000h
XS1CONCLR	E904h	XASC clear control register (write only)	0000h
XS1CONSET	E902h	XASC set control register (write only)	0000h
XS1PORT	E980h	XASC port control register	0000h
XS1RBUF	E90Ah	XASC receive buffer register	0000h
XS1TBUF	E908h	XASC transmit buffer register	0000h
XSSCBR	E80Ah	XSSC baudrate register	0000h
XSSCCON	E800h	XSSC control register	0000h
XSSCCONCLR	E804h	XSSC clear control register (write only)	0000h
XSSCCONSET	E802h	XSSC set control register (write only)	0000h
XSSCPORT	E880h	XSSC port control register	0000h
XSSCRB	E808h	XSSC receive buffer	XXXXh
XSSCTB	E806h	XSSC transmit buffer	0000h

Table 47. List of XBus registers (continued)



23.3 Flash registers ordered by name

The following table lists in the order of their names all Flash Control Registers which are implemented in the ST10F273M. These registers are physically mapped on the XBus.

Note: These registers are not bit-addressable.

Name	Physical address	Description	Reset value
FARH	0x000E 0012	Flash address register - high	0000h
FARL	0x000E 0010	Flash address register - low	0000h
FCR0H	0x000E 0002	Flash control register 0 - high	0000h
FCR0L	0x000E 0000	Flash control register 0 - low	0000h
FCR1H	0x000E 0006	Flash control register 1 - high	0000h
FCR1L	0x000E 0004	Flash control register 1 - low	0000h
FDR0H	0x000E 000A	Flash data register 0 - high	FFFFh
FDR0L	0x000E 0008	Flash data register 0 - low	FFFFh
FDR1H	0x000E 000E	Flash data register 1 - high	FFFFh
FDR1L	0x000E 000C	Flash data register 1 - low	FFFFh
FER	0x000E 0014	Flash error register	0000h
FNVAPR0	0x000E DFB8	Flash non-volatile access protection reg.0	ACFFh
FNVAPR1H	0x000E DFBE	Flash non-volatile access protection reg.1 - high	FFFFh
FNVAPR1L	0x000E DFBC	Flash non-volatile access protection reg.1 - low	FFFFh
FNVWPIRH	0x000E DFB6	Flash non-volatile protection i register high	FFFFh
FNVWPIRL	0x000E DFB4	Flash non-volatile protection i register low	FFFFh

Table 48. List of Flash control registers

23.4 Identification registers

The ST10F273M has four Identification registers, mapped in ESFR space. These registers contain:

- A manufacturer identifier
- A chip identifier with its revision
- An internal Flash and size identifier
- Programming voltage description



IDMANUF (F07Eh / 3Fh) ESFR									Reset	value:	0403h		
15	15 14 13 12 11 10 9 8 7 6 5							4	3	2	1	0	
MANUF									0	0	0	1	1
RO								RO	RO	RO	RO	RO	

Table 49. IDMANUF register description

Bit	Name	Function
15:5	MANUF	Manufacturer identifier 020h: STMicroelectronics manufacturer (JTAG worldwide normalization)

IDCHIP (F07Ch / 3Eh)						ESFR					Reset value: 111Xh				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IDCHIP							RE	VID						
	RO											R	0		

Table 50. IDCHIP register description

Bit	Name	Function
15:4	IDCHIP	Device identifier 111h: ST10F273M identifier (273)
3:0	REVID	Device revision identifier Xh: According to revision number

IDME	M (F07	'Ah / 3	Dh)					ESFR					Reset	value:	2080h
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MEMTYP								MEM	ISIZE						
	R	0							R	0					

Table 51. IDMEM register description

Bit	Name	Function
15:12	MEMSIZE	Internal memory size Internal memory size is 4 x (MEMSIZE) (in Kbyte) 080h for 512 Kbytes (ST10F273M)
11:0	MEMTYP	Internal memory type Oh: ROM-Less 1h: (M) ROM memory 2h: (S) Standard Flash memory (ST10F273M) 3h: (H) High performance Flash memory 4hFh: Reserved



IDPRO	IDPROG (F078h / 3Ch)							ESFR			Reset value: 0040				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PROGVPP									PRO	GVDD					
			R	0							R	0			

 Table 52.
 IDPROG register description

Bit	Name	Function
15:8	PROGVPP	Programming V_{PP} voltage (no need of external V_{PP}) - 00h
7:0	PROGVDD	Programming V _{DD} voltage V _{DD} voltage when programming EPROM or Flash devices is calculated using the following formula: V _{DD} = 20 x [PROGVDD] / 256 (volts) - 40h for ST10F273M (5V).

Note: All identification words are read-only registers.



24 Electrical characteristics

24.1 Absolute maximum ratings

Table 53. Absolute maximum ratings

Symbol	Parameter	Values	Unit
V _{DD}	Voltage on V_{DD} pins with respect to ground (V_{SS})	-0.5 to +6.5	
V _{STBY}	Voltage on V_{STBY} pin with respect to ground (V_{SS})	-0.5 to +6.5	
V _{AREF}	Voltage on V_{AREF} pins with respect to ground (V_{SS})	-0.5 to V _{DD} + 0.5	V
V _{AGND}	Voltage on V_{AGND} pins with respect to ground (V_{SS})	V _{SS}	
V _{IO}	Voltage on any pin with respect to ground (V_{SS})	-0.5 to V _{DD} + 0.5	
I _{OV}	Input current on any pin during overload condition	± 10	m۸
I _{TOV}	Absolute sum of all input currents during overload condition	75	mA
T _{ST}	Storage temperature	-65 to +150	°C
ESD	ESD susceptibility (Human Body Model)	2000	V

Note:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ($V_{IN} > V_{DD}$ or $V_{IN} < V_{SS}$) the voltage on pins with respect to ground (V_{SS}) must not exceed the values defined by the Absolute Maximum Ratings.

During power-on and power-off transients (including standby entering/exiting phases), the relationships between voltages applied to the device and the main V_{DD} shall be always respected. In particular power-on and power-off of V_{AREF} shall be coherent with V_{DD} transient, in order to avoid undesired current injection through the on-chip protection diodes.



24.2 Recommended operating conditions

Symbol	Parameter	Va	Unit	
Symbol	Farameter	Min	Max	Onit
V _{DD}	Operating supply voltage	4.5	5.5	V
V _{STBY}	Operating standby supply voltage ⁽¹⁾	4.5	5.5	v
V _{AREF}	Operating analog reference voltage ⁽²⁾	0	V _{DD} + 0.1	
T _A	Ambient temperature under bias	-40	+125	°C
Т _Ј	Junction temperature under bias	-40	+150	C

Table 54. Recommended operating conditions

The value of the V_{STBY} voltage is specified in the range of 4.5 to 5.5 Volt. Nevertheless, it is acceptable to
exceed the upper limit (up to 6.0 Volt) for a maximum of 100 hours over the global 300000 hours,
representing the lifetime of the device (about 30 years). On the other hand, it is possible to exceed the
lower limit (down to 4.0 Volt) whenever RTC and 32 kHz on-chip oscillator amplifier are turned off (only
Standby RAM powered through VSTBY pin in Standby mode). When V_{STBY} voltage is lower than main
V_{DD}, the input section of V_{STBY}/EA pin can generate a spurious static consumption on V_{DD} power supply
(in the range of tenth of µA).

2. For details on operating conditions concerning the usage of A/D converter refer to Section 24.7.

24.3 Power considerations

The average chip-junction temperature, T_J , in degrees Celsius, may be calculated using the following equation:

$$T_J = T_A + (P_D \times \Theta_{JA})$$
(1)

Where:

T_A is the Ambient Temperature in °C,

OJA is the Package Junction-to-Ambient Thermal Resistance, in °C/W,

 P_D is the sum of P_{INT} and $P_{I/O} (P_D = P_{INT} + P_{I/O})$,

PINT is the product of I_{DD} and V_{DD}, expressed in Watt. This is the Chip Internal Power,

P_{I/O} represents the Power Dissipation on Input and Output Pins; User Determined.

Most of the time for the applications $P_{I/O} < P_{INT}$ and may be neglected. On the other hand, $P_{I/O}$ may be significant if the device is configured to drive continuously external modules and/or memories.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is given by:

$$P_{D} = K / (T_{J} + 273^{\circ}C)$$
 (2)

Therefore (solving equations 1 and 2):

$$K = P_D x (T_A + 273^{\circ}C) + \Theta_{JA} x P_D^2$$
 (3)

Where:

K is a constant for the particular part, which may be determined from equation (3) by measuring P_D (at equilibrium) for a known $T_{A.}$ Using this value of K, the values of P_D and T_J may be obtained by solving equations (1) and (2) iteratively for any value of T_A .



Symbol	Description	Value (typical)	Unit
Θ _{JA}	Thermal Resistance Junction-Ambient PQFP 144 - 28 x 28 x 3.4 mm / 0.65 mm pitch LQFP 144 - 20 x 20 mm / 0.5 mm pitch LQFP 144 - 20 x 20 mm / 0.5 mm pitch on four-layer FR4 board (2 layers signals / 2 layers power)	30 40 35	°C/W

Table 55.Thermal characteristics

Based on thermal characteristics of the package and with reference to the power consumption figures provided in the next tables and diagrams, the following product classification can be proposed. Anyhow, the exact power consumption of the device inside the application must be computed according to different working conditions, thermal profiles, real thermal resistance of the system (including printed circuit board or other substrata), I/O activity, and so on.

 Table 56.
 Package characteristics

Package	Ambient temperature range	CPU frequency range		
PQFP 144	-40 to +125°C	1 to 40 MHz		
LQFP 144	-40 10 +125 C			

24.4 Parameter interpretation

The parameters listed in the following tables represent the characteristics of the ST10F273M and its demands on the system.

Where the ST10F273M logic provides signals with their respective timing characteristics, the symbol "**CC**" for Controller Characteristics, is included in the "Symbol" column. Where the external system must provide signals with their respective timing characteristics to the ST10F273M, the symbol "**SR**" for System Requirement, is included in the "Symbol" column.

24.5 DC characteristics

 $V_{DD} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_A = -40 \text{ to } +125^{\circ}\text{C}$

Table 57. DC characteristics

C. m	hal	Parameter	Test condition	Limit	Unit	
Sym	IDOI	Parameter	Test condition	Min	Мах	Unit
V _{IL}	SR	Input low voltage (TTL mode) (except RSTIN, EA, NMI, RPD, XTAL1, READY)	-	-0.3	0.8	V
V _{ILS}	SR	Input low voltage (CMOS mode) (except RSTIN, EA, NMI, RPD, XTAL1, READY)	-	-0.3	0.3 V _{DD}	V
V_{IL1}	SR	Input low voltage RSTIN, EA, NMI, RPD	-	-0.3	0.3 V _{DD}	V
V _{IL2}	SR	Input low voltage XTAL1 (CMOS only)	Direct drive mode	-0.3	0.3 V _{DD}	V
V_{IL3}	SR	Input low voltage READY (TTL only)	-	-0.3	0.8	V



Symb	- 1	Deservation	Testernelitien	Limit	Unit	
Cymbol		Parameter	Test condition	Min	Мах	Unit
V _{IH}	SR	Input high voltage (TTL mode) (except RSTIN, EA, NMI, RPD, XTAL1)	_	2.0	V _{DD} + 0.3	V
V _{IHS}	SR	Input high voltage (CMOS mode) (except RSTIN, EA, NMI, RPD, XTAL1)	_	0.7 V _{DD}	V _{DD} + 0.3	V
V _{IH1}	SR	Input high voltage RSTIN, EA, NMI, RPD	_	0.7 V _{DD}	V _{DD} + 0.3	V
V _{IH2}	SR	Input high voltage XTAL1 (CMOS only)	Direct drive mode	0.7 V _{DD}	V _{DD} + 0.3	V
V _{IH3}	SR	Input high voltage READY (TTL only)	-	2.0	V _{DD} + 0.3	V
V _{HYS}	сс	Input hysteresis (TTL mode) (except RSTIN, EA, NMI, XTAL1, RPD)	(3)	400	700	mV
V _{HYSS}	сс	Input hysteresis (CMOS mode) (except RSTIN, EA, NMI, XTAL1, RPD)	(3)	750	1400	mV
V _{HYS1}	СС	Input hysteresis RSTIN, EA, NMI	(3)	750	1400	mV
V _{HYS2}	СС	Input hysteresis XTAL1	(3)	0	50	mV
V _{HYS3}	СС	Input hysteresis READY (TTL only)	(3)	400	700	mV
V _{HYS4}	СС	Input hysteresis RPD	(3)	500	1500	mV
V _{OL}	сс	Output low voltage (P6[7:0], ALE, RD, WR/WRL, BHE/WRH, CLKOUT, RSTIN, RSTOUT)	I _{OL} = 8mA I _{OL} = 1mA	-	0.4 0.05	V
V _{OL1}	сс	Output low voltage (P0[15:0], P1[15:0], P2[15:0], P3[15,13:0], P4[7:0], P7[7:0], P8[7:0])	$I_{OL1} = 4mA$ $I_{OL1} = 0.5mA$	-	0.4 0.05	V
V _{OL2}	сс	Output low voltage RPD	$I_{OL2} = 85\mu A$ $I_{OL2} = 80\mu A$ $I_{OL2} = 60\mu A$	-	V _{DD} 0.5 V _{DD} 0.3 V _{DD}	V
V _{OH}	сс	Output high voltage (P6[7:0], ALE, RD, WR/WRL, BHE/WRH, CLKOUT, RSTOUT)	I _{OH} = -8mA I _{OH} = -1mA	V _{DD} - 0.8 V _{DD} - 0.08	_	v
V _{OH1}	сс	Output high voltage ⁽¹⁾ (P0[15:0], P1[15:0], P2[15:0], P3[15,13:0], P4[7:0], P7[7:0], P8[7:0])	I _{OH1} = -4mA I _{OH1} = -0.5mA	V _{DD} - 0.8 V _{DD} - 0.08	_	V
V _{OH2}	сс	Output high voltage RPD	I _{OH2} = -2mA I _{OH2} = -750μA I _{OH2} = -150μA	0 0.3 V _{DD} 0.5 V _{DD}	_	V
I _{OZ1}	сс	Input leakage current (P5[15:0]) ⁽²⁾	-	—	±0.2	μA
I _{OZ2}	сс	Input leakage current (all except P5[15:0], P2[0], RPD, P3[12], P3[15])	-	-	±0.5	μA
I _{OZ3}	сс	Input leakage current (P2[0]) ⁽³⁾	_	-	+1.0 -0.5	μA
I _{OZ4}	CC Input leakage current (RPD)		-	-	±3.0	μA

Table 57. DC characteristics (continued)



Cyrrack - I			-	Limi		
Syml	bol	Parameter	Test condition	Min Max		– Unit
II _{OZ5}	СС	Input leakage current (P3[12], P3[15])	_	_	±1.0	μΑ
II _{OV1}	SR	Overload current (all except P2[0])	(3)(4)	_	±5	mA
II _{OV2}	SR	Overload current (P2[0]) ⁽³⁾	(3)(4)	_	+5 -1	mA
R _{RST}	СС	RSTIN pull-up resistor	100 k Ω nominal	50	250	kΩ
I _{RWH}		Read/Write inactive current ⁽⁴⁾⁽⁵⁾	$V_{OUT} = 2.4V$	_	-40	μΑ
I _{RWL}		Read/Write active current ⁽⁴⁾⁽⁷⁾	$V_{OUT} = 0.4V$	-500	_	μΑ
I _{ALEL}		ALE inactive current ⁽⁴⁾⁽⁵⁾	$V_{OUT} = 0.4V$	20	-	μA
I _{ALEH}		ALE active current ⁽⁴⁾⁽⁷⁾	$V_{OUT} = 2.4V$	_	300	μΑ
I _{P6H}		Port 6 inactive current (P6[4:0]) ⁽⁴⁾⁽⁵⁾	$V_{OUT} = 2.4V$	_	-40	μΑ
I _{P6L}		Port 6 active current (P6[4:0]) ⁽⁴⁾⁽⁶⁾	$V_{OUT} = 0.4V$	-500	-	μA
I _{P0H} ⁽⁵⁾		PORT0 configuration current ⁽⁴⁾	V _{IN} = 2.0V	_	-10	μA
I _{P0L} ⁽⁶⁾			$V_{IN} = 0.8V$	-100	-	μA
C _{IO}	сс	Pin capacitance (digital inputs / outputs)	(3)(5)	_	10	pF
I _{CC1}		Run mode power supply current ⁽⁷⁾ (execution from internal RAM)	-	_	20 + 2 f _{CPU}	mA
I _{CC2}		Run mode power supply current ⁽⁸⁾⁽⁹⁾ (execution from internal Flash)	-	_	20 + 1.8 f _{CPU}	mA
I _{ID}		Idle mode supply current ⁽¹⁰⁾	_	_	20 + 0.6 f _{CPU}	mA
I _{PD1}		Power down supply current ⁽¹¹⁾ (RTC off, oscillators off, main voltage regulator off)	T _A = 25°C	_	150	μA
I _{PD2}	Power down supply current ⁽¹¹⁾⁽¹²⁾ (RTC on, main oscillator on, main voltage regulator off)		T _A = 25°C	_	8	mA
I _{PD3}	D3 Power down supply current ⁽¹¹⁾ (RTC on, 32 kHz oscillator on, main voltage regulator off)		T _A = 25℃	_	200	μA
		Standby supply current ⁽¹³⁾	V _{STBY} = 5.5 V T _A = T _J = 25℃	_	250	μA
I _{SB1}			V _{STBY} = 5.5 V T _A = T _J = 125℃	_	500	μA
loss		Standby supply current ⁽¹³⁾ (RTC on, 32 kHz oscillator on, main V _{DD} off,	$V_{STBY} = 5.5 V$ $T_A = T_J = 25^{\circ}C$	_	250	μA
I _{SB2}		V_{STBY} on)	V _{STBY} = 5.5 V T _A = T _J = 125℃	-	500	μA
I _{SB3}	I _{SB3} Standby supply current ⁽⁸⁾⁽¹³⁾ (V _{DD} transient condition)		-	_	2.5	mA

Table 57. DC characteristics (continued)



Electrical characteristics

- 1. This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage is imposed by the external circuitry.
- 2. Port 5 leakage values are granted for not selected A/D converter channel. One channels is always selected (by default, after reset, P5.0 is selected). For the selected channel the leakage value is similar to that of other port pins.
- 3. Consult your vendor to know which version of the on-chip oscillator amplifier is enabled (Low-Power or Wide-Swing). The leakage of P2.0 is higher than other pins due to the additional logic (pass gates active only in specific test modes) implemented on input path. Pay attention to not stress P2.0 input pin with negative overload beyond the specified limits: failures in Flash reading may occur (sense amplifier perturbation). Refer to next *Figure 38* for a scheme of the input circuitry.
- 4. This specification is only valid during Reset, or during Hold- or Adapt-mode. Port 6 pins are only affected, if they are used for CS output and the open drain function is not enabled.
- 5. The maximum current may be drawn while the respective signal line remains inactive.
- 6. The minimum current must be drawn in order to drive the respective signal line active.
- The power supply current is a function of the operating frequency (f_{CPU} is expressed in MHz). This dependency is illustrated in the Figure *Figure 39* below. This parameter is tested at V_{DDmax} and at maximum CPU clock frequency with all outputs disconnected and all inputs at V_{IL} or V_{IH}, RSTIN pin at V_{IH1min}: **This implies that I/O current is not considered**. The device is doing the following: Fetching code from IRAM and XRAM1, accessing in read and write to both XRAM modules Watchdog Timer is enabled and regularly serviced RTC is running with main oscillator clock as reference, generating a tick interrupts every 192 clock cycles Four channels of XPWM are running (waves period: 2, 2.5, 3 and 4 CPU clock cycles): no output toggling Five General Purpose Timers are running in timer mode with prescaler equal to 8 (T2, T3, T4, T5, T6) ADC is in **Auto Scan Continuous Conversion mode** on all 16 channels of Port5 All interrupts generated by XPWM, RTC, Timers and ADC are not serviced
 Not 100% tested, guaranteed by design characterization.
- 9. The power supply current is a function of the operating frequency (f_{CPU} is expressed in MHz). This dependency is illustrated in the *Figure 39* below. This parameter is tested at V_{DDmax} and at maximum CPU clock frequency with all outputs disconnected and all inputs at V_{IL} or V_{IH}, RSTIN pin at V_{IH1min}: **This implies that I/O current is not considered**. The device is doing the following: Fetching code from all sectors of IFlash, accessing in read (few fetches) and write to XRAM Watchdog Timer is enabled and regularly serviced RTC is running with main oscillator clock as reference, generating a tick interrupts every 192 clock cycles Four channels of XPWM are running (waves period: 2, 2.5, 3 and 4 CPU clock cycles): no output toggling Five General Purpose Timers are running in timer mode with prescaler equal to 8 (T2, T3, T4, T5, T6) ADC is in **Auto Scan Continuous Conversion mode** on all 16 channels of Port5 All interrupts generated by XPWM, RTC, Timers and ADC are not serviced
- 10. The Idle mode supply current is a function of the operating frequency (f_{CPU} is expressed in MHz). This dependency is illustrated in the *Figure 38* below. These parameters are tested and at maximum CPU clock with all outputs disconnected and all inputs at V_{IL} or V_{IH}, <u>RSTIN</u> pin at V_{IH1Min}.
- 11. This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at V_{DD} 0.1 V to V_{DD}, V_{AREF} = 0 V, all outputs (including pins configured as outputs) disconnected. Besides, the Main Voltage Regulator is assumed off: in case it is not, additional 1mA shall be assumed. The value for this parameter shall be considered as "Target Value" to be confirmed by silicon characterization.
- 12. Overload conditions occur if the standard operating conditions are exceeded, that is, the voltage on any pin exceeds the specified range (that is, V_{OV} > V_{DD} + 0.3 V or V_{OV} < -0.3 V). The absolute sum of input overload currents on all port pins may not exceed 50mA. The supply voltage must remain within the specified limits.</p>
- 13. This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at V_{DD} 0.1 V to V_{DD}, V_{AREF} = 0 V, all outputs (including pins configured as outputs) disconnected. Besides, the Main Voltage Regulator is assumed off: in case it is not, additional 1mA shall be assumed. The value for this parameter shall be considered as "Target Value" to be confirmed by silicon characterization.







Figure 38. Port2 test mode structure







24.6 Flash characteristics

 $V_{DD}=5V\pm10\%,\,V_{SS}=0V$

Table 58. Flash characteristics

	Typical	Maximum T _A = 125°C			Notes	
Parameter	T _A = 25℃			Unit		
	0 cycles ⁽¹⁾	0 cycles ⁽¹⁾	100k cycles			
Word program (32-bit) ⁽²⁾	35	80	290	μs	-	
Double word program (64-bit) ⁽²⁾	60	150	570	μs	_	
Bank 0 program (512K) (double word program)	3.9	9.9	37.3	S	-	
Sector erase (8K)	0.6 0.5	0.9 0.8	1.0 0.9	s	not preprogrammed preprogrammed	
Sector erase (32K)	1.1 0.8	2.0 1.8	2.7 2.5	s	not preprogrammed preprogrammed	
Sector erase (64K)	1.7 1.3	3.7 3.3	5.1 4.7	s	not preprogrammed preprogrammed	
Bank 0 erase (512K) ⁽³⁾	11.2 8.0	27.2 23.9	38.4 35.1	s	not preprogrammed preprogrammed	
Recovery from power-down (t _{PD})	-	40	40	μs	(4)	
Program suspend latency ⁽⁴⁾	-	10	10	μs		
Erase suspend latency ⁽⁴⁾	-	30	30	μs		
Erase suspend request rate ⁽⁴⁾	20	20	20	ms	Minimum delay between 2 requests	
Set protection ⁽⁴⁾	40	170	170	μs		

1. The figures are given after about 100 cycles due to testing routines (0 cycles at the final customer).

2. Word and Double Word Programming times are provided as average values derived from a full sector programming time: The absolute value of a Word or Double Word Programming time could be longer than the average value.

 Bank Erase is obtained through a multiple Sector Erase operation (setting bits related to all sectors of the Bank). As ST10F273M implements only one bank, the Bank Erase operation is equivalent to Module and Chip Erase operations.

4. Not 100% tested, guaranteed by Design Characterization



Number of program / erase cycles	Data retention time (average ambient temperature 60°C)			
(-40°C ≤ T _A ≤ 125°C)	256 Kbyte (code store)	64 Kbyte (EEPROM emulation) ⁽¹⁾		
0 - 100	> 20 years	> 20 years		
1000	-	> 20 years		
10000	-	10 years		
100000	-	1 year		

Table 59. Flash data retention characteristics

Two 64 Kbyte Flash Sectors may be typically used to emulate up to 4, 8 or 16 Kbytes of EEPROM. Therefore, in case of an emulation of a 16 Kbyte EEPROM, 100,000 Flash Program / Erase cycles are equivalent to 800,000 EEPROM Program/Erase cycles. For an efficient use of the Read While Write feature and/or EEPROM Emulation, please refer to the dedicated application note EEPROM Emulation with ST10F2xx (AN2061). Contact your local field service, here below the rest of the rest of the rest of the the rest of th

local sales person or STMicroelectronics representative to obtain a copy of such a guideline document.

24.7 A/D converter characteristics

 V_{DD} = 5V ± 10%, V_{SS} = 0V, T_{A} = -40 to +125°C, 4.5V $\leq V_{AREF} \leq V_{DD}$, $V_{SS} \le V_{AGND} \le V_{SS} + 0.2V$

Symbol		Parameter	Test condition	Limit values		Unit
Sym	001	Faialleter	Test condition	Min	Max	Unit
V_{AREF}	SR	Analog reference voltage ⁽¹⁾		4.5	V _{DD}	V
V _{AGND}	SR	Analog ground voltage		V _{SS}	V _{SS} + 0.2	V
V _{AIN}	SR	Analog input voltage ⁽²⁾		V _{AGND}	V _{AREF}	V
	сс		Running mode ⁽³⁾	-	5	mA
I _{AREF}	CC	Reference supply current	Power down mode	-	1	μA
t _S	СС	Sample time	(4)	1	-	μs
t _C	СС	Conversion time	(5)	3	-	μs
DNL	СС	Differential non linearity ⁽⁶⁾	No overload	-1	+1	LSB
INL	CC	Integral non linearity ⁽⁶⁾	No overload	-1.5	+1.5	LSB
OFS	CC	Offset error ⁽⁶⁾	No overload	-1.5	+1.5	LSB
TUE	сс	Total unadjusted error ⁽⁶⁾	Port5 Port1 - No overload ⁽³⁾ Port1 - Overload ⁽³⁾	-2.0 -5.0 -7.0	+2.0 +5.0 +7.0	LSB
к	сс	Coupling factor between inputs ⁽³⁾⁽⁷⁾	On both Port5 and Port1	_	10 ⁻⁶	-
C _{P1}	СС			-	3	pF
C _{P2}	C_{P2} CC Input pin capacitance ⁽³⁾⁽⁸⁾		Port5 Port1	_	4 6	pF

Table 60. A/D converter characteristics



Symbol		Parameter	Test condition	Limit values		Unit
				Min	Max	Unit
CS	СС	Sampling capacitance ⁽³⁾⁽⁸⁾		—	3.5	pF
R _{SW}	сс	Analog switch resistance ⁽³⁾⁽⁸⁾	Port5 Port1	- -	600 1600	Ω
R _{AD}	СС			-	1300	Ω

Table 60. A/D converter characteristics (continued)

 V_{AREF} can be tied to ground when A/D converter is not in use: An extra consumption (around 200µA) on main V_{DD} is added due to internal analog circuitry not completely turned off. Therefore, it is suggested to maintain the V_{AREF} at V_{DD} level even when not in use, and eventually switch off the A/D converter circuitry by setting bit ADOFF in ADCON register.

- 2. V_{AIN} may exceed V_{AGND} or V_{AREF} up to the absolute maximum ratings. However, the conversion result in these cases will be $0x000_H$ or $0x3FF_H$, respectively.
- 3. Not 100% tested, guaranteed by design characterization.
- 4. During the sample time the input capacitance C_{AIN} can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_S. After the end of the sample time t_S, changes of the analog input voltage have no effect on the conversion result.
 Values for the sample clock to depends on programming and can be taken from Table 61: 4/D converter.

Values for the sample clock t_S depends on programming and can be taken from Table 61: A/D converter programming.

- 5. This parameter includes the sample time t_S , the time for determining the digital result and the time to load the result register with the conversion result. Values for the conversion clock t_{CC} depend on programming and can be taken from next *Table 61*.
- 6. DNL, INL, OFS and TUE are tested at $V_{AREF} = 5.0 \text{ V}$, $V_{AGND} = 0 \text{ V}$, $V_{DD} = 5.0 \text{ V}$. It is guaranteed by design characterization for all other voltages within the defined voltage range. 'LSB' has a value of $V_{AREF}/1024$. For Port5 channels, the specified TUE (± 2LSB) is guaranteed also with an overload condition (see I_{OV} specification) occurring on maximum 2 not selected analog input pins of Port5 and if the absolute sum of isotet parent do unter an ellower of the specific and do unter the specification of the specif

For Ports channels, the specified TUE (\pm 2LSB) is guaranteed also with an overload condition (see I_{OV} specification) occurring on maximum 2 not selected analog input pins of Port5 and if the absolute sum of input overload currents on all Port5 analog input pins does not exceed 10 mA. For Port1 channels, the specified TUE is guaranteed when no overload condition is applied to Port1 pins: When an overload condition occurs on maximum 2 not selected analog input pins of Port1 and the input positive overload current on all analog input pins does not exceed 10 mA (either dynamic or static injection), the specified TUE is degraded (\pm 7LSB). To acheive the same accuracy, the negative injection current on Port1 pins must not exceed 1mA in case of both dynamic and static injection.

- 7. The coupling factor is measured on a channel while an overload condition occurs on the adjacent not selected channels with the overload current within the different specified ranges (for both positive and negative injection current).
- 8. Refer to scheme in *Figure 41*.

24.7.1 Conversion timing control

When a conversion is started, first the capacitances of the converter are loaded via the respective analog input pin to the current analog input voltage. The time to load the capacitances is referred to as sample time. Next the sampled voltage is converted to a digital value several successive steps, which correspond to the 10-bit resolution of the ADC. During these steps the internal capacitances are repeatedly charged and discharged via the V_{AREF} pin.

The current that has to be drawn from the sources for sampling and changing charges depends on the time that each respective step takes, because the capacitors must reach their final voltage level within the given time, at least with a certain approximation. The maximum current, however, that a source can deliver, depends on its internal resistance.

The time that the two different actions (sampling, and converting) take during conversion can be programmed within a certain range in the ST10F273M relative to the CPU clock. The absolute time that is consumed by the different conversion steps therefore is independent



from the general speed of the controller. This allows adjusting the A/D converter of the ST10F273M to the properties of the system:

Fast conversion can be achieved by programming the respective times to their absolute possible minimum. This is preferable for scanning high frequency signals. The internal resistance of analog source and analog supply must be sufficiently low, however.

High internal resistance can be achieved by programming the respective times to a higher value, or the possible maximum. This is preferable when using analog sources and supply with a high internal resistance in order to keep the current as low as possible. The conversion rate in this case may be considerably lower, however.

The conversion times are programmed via the upper four bits of register ADCON. Bit fields ADCTC and ADSTC are used to define the basic conversion time and in particular the partition between sample phase and comparison phases. The table below lists the possible combinations. The timings refer to the unit TCL, where $f_{CPU} = 1/2TCL$. A complete conversion time includes the conversion itself, the sample time and the time required to transfer the digital value to the result register.

ADCTC	ADSTC	Sample	Comparison	Extra	Total conversion
00	00	TCL * 120	TCL * 240	TCL * 28	TCL * 388
00	01	TCL * 140	TCL * 280	TCL * 16	TCL * 436
00	10	TCL * 200	TCL * 280	TCL * 52	TCL * 532
00	11	TCL * 400	TCL * 280	TCL * 44	TCL * 724
11	00	TCL * 240	TCL * 480	TCL * 52	TCL * 772
11	01	TCL * 280	TCL * 560	TCL * 28	TCL * 868
11	10	TCL * 400	TCL * 560	TCL * 100	TCL * 1060
11	11	TCL * 800	TCL * 560	TCL * 52	TCL * 1444
10	00	TCL * 480	TCL * 960	TCL * 100	TCL * 1540
10	01	TCL * 560	TCL * 1120	TCL * 52	TCL * 1732
10	10	TCL * 800	TCL * 1120	TCL * 196	TCL * 2116
10	11	TCL * 1600	TCL * 1120	TCL * 164	TCL * 2884

Table 61. A/D converter programming

Note: The total conversion time is compatible with the formula valid for ST10F269, while the meaning of the bit fields ADCTC and ADSTC is no longer compatible: the minimum conversion time is 388 TCL, which at 40 MHz CPU frequency corresponds to 4.85µs (see ST10F269).

24.7.2 A/D conversion accuracy

The A/D converter compares the analog voltage sampled on the selected analog input channel to its analog reference voltage (V_{AREF}) and converts it into 10-bit digital data. The



absolute accuracy of the A/D conversion is the deviation between the input analog value and the output digital value. It includes the following errors:

- Offset error (OFS)
- Gain error (GE)
- Quantization error
- Non-linearity error (Differential and Integral)

These four error quantities are explained below using Figure 40.

Offset error

Offset error is the deviation between actual and ideal A/D conversion characteristics when the digital output value changes from the minimum (zero voltage) 00 to 01 (*Figure 40*, see OFS).

Gain error

Gain error is the deviation between the actual and ideal A/D conversion characteristics when the digital output value changes from the 3FEh to the maximum 3FFh once offset error is subtracted. Gain error combined with offset error represents the so-called full-scale error (*Figure 40*, OFS + GE).

Quantization error

Quantization error is the intrinsic error of the A/D converter and is expressed as 1/2 LSB.

Non-linearity error

Non-linearity error is the deviation between actual and the best-fitting A/D conversion characteristics (see *Figure 40*):

- Differential non-linearity error is the actual step dimension versus the ideal one (1 LSB_{IDEAL}).
- Integral non-linearity error is the distance between the center of the actual step and the center of the bisector line, in the actual characteristics. Note that for integral nonlinearity error, the effect of offset, gain and quantization errors is not included.

Note: Bisector characteristic is obtained drawing a line from 1/2 LSB before the first step of the real characteristic, and 1/2 LSB after the last step again of the real characteristic.

24.7.3 Total unadjusted error

The total unadjusted error specifies the maximum deviation from the ideal characteristic: The number provided in the datasheet represents the maximum error with respect to the entire characteristic. It is a combination of the offset, gain and integral linearity errors. The different errors may compensate each other depending on the relative sign of the offset and gain errors. Refer to *Figure 40*, see TUE.






Figure 40. A/D conversion characteristics

24.7.4 Analog reference pins

The accuracy of the A/D converter depends on the accuracy of its analog reference: A noise in the reference results in at least that much error in a conversion. A low pass filter on the A/D converter reference source (supplied through pins V_{AREF} and V_{AGND}) is recommended in order to clean the signal, minimizing the noise. A simple capacitive bypass may be sufficient in most cases; in presence of high RF noise energy, inductors or ferrite beads may be necessary.

In this architecture, V_{AREF} and V_{AGND} pins also represent the power supply of the analog circuitry of the A/D converter: There is an effective DC current requirement from the reference voltage by the internal resistor string in the R-C DAC array and by the rest of the analog circuitry.

An external resistance on V_{AREF} could introduce error under certain conditions: For this reason, series resistance is not advisable, and more in general any series devices in the filter network should be designed to minimize the DC resistance.

Analog input pins

To improve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: The capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; moreover, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.



A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC Filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth).




Figure 41. A/D converter input pins scheme

Input leakage and external circuit

The series resistor utilized to limit the current to a pin (see R_L in *Figure 41*), in combination with a large source impedance, can lead to a degradation of A/D converter accuracy when input leakage is present.

Data about maximum input leakage current at each pin is provided in the datasheet (*Electrical characteristics* section). Input leakage is greatest at high operating temperatures and in general decreases by one half for each 10°C decrease in temperature.

Considering that, for a 10-bit A/D converter one count is about 5mV (assuming V_{AREF} = 5V), an input leakage of 100nA acting though an $R_L = 50k\Omega$ of external resistance leads to an error of exactly one count (5mV); if the resistance were $100k\Omega$, the error would become two counts.

Eventual additional leakage due to external clamping diodes must also be taken into account in computing the total leakage affecting the A/D converter measurements. Another contribution to the total leakage is represented by the charge-sharing effects with the sampling capacitance: C_S being substantially a switched capacitance, with a frequency equal to the conversion rate of a single channel (maximum when fixed channel continuous conversion mode is selected), it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 250 kHz, with C_S equal to 4pF, a resistance of $1M\Omega$ is obtained ($R_{EQ} = 1 / f_C C_S$, where f_C represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance





(sampled voltage on C_S) and the sum of $R_S + R_F + R_L + R_{SW} + R_{AD}$, the external circuit must be designed to respect the following relation:

$$V_{A} \cdot \frac{R_{S} + R_{F} + R_{L} + R_{SW} + R_{AD}}{R_{EQ}} < \frac{1}{2}LSB$$

The formula above provides constraints for external network design, in particular on a resistive path.

A second aspect involving the capacitance network must be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} initially charged at the source voltage V_A (refer to the equivalent circuit reported in *Figure 41*), when the sampling phase is started (A/D switch close), a charge-sharing phenomena is installed.





In particular two different transient periods can be distinguished (see *Figure 42*):

A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call C_P = C_{P1} + C_{P2}), the two capacitances C_P and C_S are in series, and the time constant is:

$$\tau_1 = (\mathsf{R}_{SW} + \mathsf{R}_{AD}) \cdot \frac{\mathsf{C}_{\mathsf{P}} \cdot \mathsf{C}_{\mathsf{S}}}{\mathsf{C}_{\mathsf{P}} + \mathsf{C}_{\mathsf{S}}}$$

This relation can again be simplified considering only C_S as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time T_S is always much longer than the internal time constant:

$$\tau_1 < (R_{SW} + R_{AD}) \cdot C_s < < T_s$$

The charge of C_{P1} and C_{P2} is redistributed also on C_S , determining a new value of the voltage V_{A1} on the capacitance according to the following equation:

$$V_{A1} \cdot (C_{S} + C_{P1} + C_{P2}) = V_{A} \cdot (C_{P1} + C_{P2})$$

A second charge transfer involves also C_F (that is typically bigger than the on-chip capacitance) through the resistance R_L: again considering the worst case in which C_{P2} and C_S were in parallel to C_{P1} (since the time constant in reality would be faster), the time constant is:

$$\tau_2 < R_L \cdot (C_S + C_{P1} + C_{P2})$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time T_S , a constraint on R_L sizing is obtained:

$$10 \cdot \tau_2 = 10 \cdot R_L \cdot (C_S + C_{P1} + C_{P2}) \le T_S$$


Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). C_F being definitively bigger than C_{P1} , C_{P2} and C_S , the final voltage V_{A2} (at the end of the charge transfer transient) will then be much higher than V_{A1} . The following equation must be respected (charge balance assuming now C_S already charged at V_{A1}):

$$V_{A2}(C_{S}+C_{P1}+C_{P2}+C_{F}) = V_{A}C_{F}+V_{A1}(C_{P1}+C_{P2}+C_{S})$$

The two transients above are not influenced by the voltage source that, due to the presence of the R_FC_F filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant R_FC_F of the filter is very high with respect to the sampling time (T_S). The filter is typically designed to act as anti-aliasing (see *Figure 43*).

Calling f₀ the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, f_F), according to Nyquist theorem the conversion rate f_C must be at least 2f₀; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (T_C). Again the conversion period T_C is longer than the sampling time T_S, which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): In conclusion it is evident that the time constant of the filter R_FC_F is definitively much higher than the sampling time T_S, so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

Figure 43. Anti-aliasing filter and conversion rate



The considerations above lead to impose new constraints to the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive the following relation between the ideal and real sampled voltage on C_S :

$$\frac{V_{A}}{V_{A2}} = \frac{C_{P1} + C_{P2} + C_{F}}{C_{P1} + C_{P2} + C_{F} + C_{S}}$$

From this formula, in the worst case (when V_A is maximum, that is, for instance 5V), assuming to accept a maximum error of half a count (~2.44mV), a constraint is immediately obvious on C_F value:

$$C_{F} > 2048 C_{S}$$

In the next section an example of how to design the external network is provided, assuming some reasonable values for the internal parameters and making a hypothesis on the characteristics of the analog signal to be sampled.

Example of external network sizing

The following hypotheses are formulated in order to proceed in designing the external network on A/D converter input pins:

- Analog Signal Source Bandwidth (f₀): 10 kHz
- Conversion Rate (f_C): 25 kHz
- Sampling Time (T_S): 1µs
- Pin Input Capacitance (C_{P1}): 5pF
- Pin Input Routing Capacitance (C_{P2}): 1pF
- Sampling Capacitance (C_S): 4pF
- Maximum Input Current Injection (I_{INJ}): 3mA
- Maximum Analog Source Voltage (V_{AM}): 12V
- Analog Source Impedance (R_S): 100Ω
- Channel Switch Resistance (R_{SW}): 500Ω
- Sampling Switch Resistance (R_{AD}): 200Ω



1. Supposing to design the filter with the pole exactly at the maximum frequency of the signal, the time constant of the filter is:

$$R_{C}C_{F} = \frac{1}{2\pi f_{0}} = 15.9 \mu s$$

 Using the relation between C_F and C_S and taking some margin (4000 instead of 2048), it is possible to define C_F:

$$C_{F} = 4000 C_{S} = 16 nF$$

3. As a consequence of step 1 and 2, RC can be chosen:

$$R_{F} = \frac{1}{2\pi f_{0}C_{F}} = 995\Omega \cong 1k\Omega$$

4. Considering the current injection limitation and supposing that the source can go up to 12V, the total series resistance can be defined as:

$$R_{S} + R_{F} + R_{L} = \frac{V_{AM}}{I_{INJ}} = 4k\Omega$$

from which is now simple to define the value of R_I:

$$R_{L} = \frac{V_{AM}}{I_{IN,I}} - R_{F} - R_{S} = 2.9 k\Omega$$

5. Now the three elements of the external circuit R_F C_F and R_L are defined. Some conditions discussed in the previous paragraphs have been used to size the component, the other must now be verified. The relation which allows minimization of the accuracy error introduced by the switched capacitance equivalent resistance is in this case:

$$R_{EQ} = \frac{1}{f_{C}C_{S}} = 10M\Omega$$

So the error due to the voltage partitioning between the real resistive path and C_S is less then half a count (considering the worst case when $V_A = 5V$):

$$V_{A} \cdot \frac{R_{S} + R_{F} + R_{L} + R_{SW} + R_{AD}}{R_{EQ}} = 2.35 \text{mV} < \frac{1}{2} \text{LSB}$$

The other condition to be verified is if the time constants of the transients are really and significantly shorter than the sampling period duration T_S :

$$\tau_1 = (R_{SW} + R_{AD}) \cdot C_S = 2.8 \text{ ns} \quad T_S = 1 \mu \text{s}$$

10
$$\tau_2$$
 = 10 R_I (C_S + C_{P1} + C_{P2}) = 290ns T_S = 1 μ s

For the complete set of parameters characterizing the ST10F273M A/D converter equivalent circuit, refer to Section 24.7: A/D converter characteristics on page 137.



24.8 AC characteristics

24.8.1 Test waveforms







Figure 45. Float waveform



24.8.2 Definition of internal timing

The internal operation of the ST10F273M is controlled by the internal CPU clock f_{CPU} . Both edges of the CPU clock can trigger internal (for example pipeline) or external (for example bus cycles) operations.

The specification of the external timing (AC Characteristics) therefore depends on the time between two consecutive edges of the CPU clock, called "TCL".

The CPU clock signal can be generated by different mechanisms. The duration of TCL and its variation (and also the derived external timing) depends on the mechanism used to generate f_{CPU} .

This influence must be regarded when calculating the timings for the ST10F273M.

The example for PLL operation shown in *Figure 46* refers to a PLL factor of 4.

The mechanism used to generate the CPU clock is selected during reset by the logic levels on pins P0.15-13 (P0H.7-5).






Figure 46. Generation mechanisms for the CPU clock

24.8.3 Clock generation modes

The next *Table 62* associates the combinations of these three bits with the respective clock generation mode.

P	0.15-1	3	CPU frequency	External clock input range ⁽¹⁾⁽²⁾	Notes			
(P	0H.7-	5)	f _{CPU} = f _{XTAL} x F	Main OSC (MHz)	Notes			
1	1	1	f _{XTAL} x 4	4 to 8	Default configuration			
1	1	0	f _{XTAL} x 3	5.3 to 10.6				
1	0	1	f _{XTAL} x 8	4 to 5				
1	0	0	f _{XTAL} x 5	6.4 to 8				
0	1	1	f _{XTAL} x 1	1 to 40	Direct drive (oscillator bypassed) ⁽³⁾			
0	1	0	f _{XTAL} x 10	4				
0	0	1	f _{XTAL} / 2	4 to 12	CPU clock via prescaler ⁽²⁾			
0	0	0	-	-	Reserved			

 Table 62.
 On-chip clock generator selections

 The external clock input range refers to a CPU clock range of 1...40 MHz. Moreover, the PLL usage is limited to 4 to 12 MHz input frequency range. All configurations need a crystal (or ceramic resonator) to generate the CPU clock through the internal oscillator amplifier (apart from Direct Drive): vice versa, the clock can be forced through an external clock source only in Direct Drive mode (on-chip oscillator amplifier disabled, so no crystal or resonator can be used).

 The limits on input frequency are 4 to 12 MHz since the usage of the internal oscillator amplifier is required. Also when the PLL is not used and the CPU clock corresponds to f_{XTAL}/2, an external crystal or resonator shall be used: it is not possible to force any clock though an external clock source.

3. The maximum depends on the duty cycle of the external clock signal: When 40 MHz is used, 50% duty cycle shall be granted (low phase = high phase = 12.5ns); when 20 MHz is selected, a 25% duty cycle can be accepted (minimum phase, high or low, again equal to 12.5ns).



24.8.4 Prescaler operation

When pins P0.15-13 (P0H.7-5) equal '001' during reset, the CPU clock is derived from the internal oscillator (input clock signal) by a 2:1 prescaler.

The frequency of f_{CPU} is half the frequency of f_{XTAL} and the high and low time of f_{CPU} (that is, the duration of an individual TCL) is defined by the period of the input clock f_{XTAL} .

The timings listed in the AC Characteristics that refer to TCL therefore can be calculated using the period of f_{XTAL} for any TCL.

Note that if the bit OWDDIS in SYSCON register is cleared, the PLL runs on its free-running frequency and delivers the clock signal for the Oscillator Watchdog. If bit OWDDIS is set, then the PLL is switched off.

24.8.5 Direct drive

When pins P0.15-13 (P0H.7-5) equal '011' during reset the on-chip phase locked loop is disabled, the on-chip oscillator amplifier is bypassed and the CPU clock is directly driven by the input clock signal on XTAL1 pin.

The frequency of CPU clock (f_{CPU}) directly follows the frequency of f_{XTAL} so the high and low time of f_{CPU} (that is, the duration of an individual TCL) is defined by the duty cycle of the input clock f_{XTAL} .

Therefore, the timings given in this chapter refer to the minimum TCL. This minimum value can be calculated by the following formula:

For two consecutive TCLs, the deviation caused by the duty cycle of f_{XTAL} is compensated, so the duration of 2TCL is always $1/f_{XTAL}$.

The minimum value TCL_{min} has to be used only once for timings that require an odd number of TCLs (1,3,...). Timings that require an even number of TCLs (2,4,...) may use the formula:

The address float timings in Multiplexed bus mode (t_{11} and t_{45}) use the maximum duration of TCL (TCL_{max} = 1/f_{XTAL} x DC_{max}) instead of TCL_{min}.

Similarly to what happen for Prescaler Operation, if the bit OWDDIS in SYSCON register is cleared, the PLL runs on its free-running frequency and delivers the clock signal for the Oscillator Watchdog. If bit OWDDIS is set, then the PLL is switched off.

24.8.6 Oscillator watchdog (OWD)

An on-chip watchdog oscillator is implemented in the ST10F273M. This feature is used for safety operation with external crystal oscillator (available only when using direct drive mode with or without prescaler, so the PLL is not used to generate the CPU clock multiplying the frequency of the external crystal oscillator). This watchdog oscillator operates as following.

The reset default configuration enables the watchdog oscillator. It can be disabled by setting the OWDDIS (bit 4) of SYSCON register.

When the OWD is enabled, the PLL runs at its free-running frequency, and it increments the watchdog counter. On each transition of external clock, the watchdog counter is cleared. If



an external clock failure occurs, then the watchdog counter overflows (after 16 PLL clock cycles).

The CPU clock signal will be switched to the PLL free-running clock signal, and the oscillator watchdog Interrupt Request is flagged. The CPU clock will not switch back to the external clock even if a valid external clock exits on XTAL1 pin. Only a hardware reset (or bidirectional Software / Watchdog reset) can switch the CPU clock source back to direct clock input.

When the OWD is disabled, the CPU clock is always the external oscillator clock (in Direct Drive or Prescaler Operation) and the PLL is switched off to decrease consumption supply current.

24.8.7 Phase locked loop (PLL)

For all other combinations of pins P0.15-13 (P0H.7-5) during reset the on-chip phase locked loop is enabled and it provides the CPU clock (see *Table 62*). The PLL multiplies the input frequency by the factor F which is selected via the combination of pins P0.15-13 ($f_{CPU} = f_{XTAL} x F$). With every F'th transition of f_{XTAL} the PLL circuit synchronizes the CPU clock to the input clock. This synchronization is done smoothly, so the CPU clock frequency does not change abruptly.

Due to this adaptation to the input clock the frequency of f_{CPU} is constantly adjusted so it is locked to f_{XTAL} . The slight variation causes a jitter of f_{CPU} which also effects the duration of individual TCLs.

The timings listed in the AC Characteristics that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances.

The real minimum value for TCL depends on the jitter of the PLL. The PLL tunes f_{CPU} to keep it locked on f_{XTAL} . The relative deviation of TCL is the maximum when it is referred to one TCL period.

This is especially important for bus cycles using wait states and for example, such as for the operation of timers or serial interfaces. For all slower operations and longer periods (for example, such as pulse train generation or measurement, or lower baudrates) the deviation caused by the PLL jitter is negligible. Refer to the next Section 24.8.9: PLL jitter for more details.

24.8.8 Voltage controlled oscillator

The ST10F273M implements a PLL which combines different levels of frequency dividers with a Voltage Controlled Oscillator (VCO) working as frequency multiplier. *Table 63 on page 151* gives a detailed summary of the internal settings and VCO frequency.



Tun		•			ameni			
P0.15-13 (P0H.7-5)		12		Input prescaler Multiply by Divide by		Output	CPU frequency	
		-	XTAL frequency			Divide by	prescaler	$f_{CPU} = f_{XTAL} \times F$
1	1	1	4 to 8 MHz		64	4		f _{XTAL} x 4
1	1	0	5.3 to 10.6 MHz	f / A	48	4	_	f _{XTAL} x 3
1	0	1	4 to 5 MHz	f _{XTAL} / 4	64	2		f _{XTAL} x 8
1	0	0	6.4 to 8 MHz		40	2		f _{XTAL} x 5
0	1	1	1 to 40 MHz	-	PLL by	passed		f _{XTAL} x 1
0	1	0	4 MHz	f _{XTAL} / 2	40	2	-	f _{XTAL} x 10
0	0	1	4 to 12 MHz	-	PLL by	PLL bypassed		f _{XTAL} / 2
0	0	0	Reserved					

 Table 63.
 Internal PLL divider mechanism

Note:

The PLL input frequency range is limited to 1 to 3.5 MHz, while the VCO oscillation range is 64 to 128 MHz. The CPU clock frequency range when PLL is used is 16 to 40 MHz.

Example 1

- $f_{XTAL} = 4 \text{ MHz}$
- P0(15:13) = '110' (multiplication by 3)
- PLL Input Frequency = 1 MHz
- VCO frequency = 48 MHz: NOT VALID, must be 64 to 128 MHz
- f_{CPU} = NOT VALID

Example 2

- f_{XTAL} = 8 MHz
- P0(15:13) = '100' (multiplication by 5)
- PLL Input Frequency = 2 MHz
- VCO frequency = 80 MHz
- PLL Output Frequency = 40 MHz (VCO frequency divided by 2)
- f_{CPU} = 40 MHz (no effect of Output Prescaler)

24.8.9 PLL jitter

The following terminology is hereafter defined:

• Self referred single period jitter

Also called "Period Jitter", it can be defined as the difference of the T_{max} and T_{min} , where T_{max} is maximum time period of the PLL output clock and T_{min} is the minimum time period of the PLL output clock.

• Self referred long term jitter

Also called "N period jitter", it can be defined as the difference of T_{max} and T_{min} , where T_{max} is the maximum time difference between N + 1 clock rising edges and T_{min} is the minimum time difference between N + 1 clock rising edges. Here N should be kept sufficiently large to have the long term jitter. For N = 1, this becomes the single period jitter.



Jitter at the PLL output can be due to the following reasons:

- Jitter in the input clock
- Noise in the PLL loop

Jitter in the input clock

PLL acts like a low pass filter for any jitter in the input clock. Input Clock jitter with the frequencies within the PLL loop bandwidth is passed to the PLL output and higher frequency jitter (frequency > PLL bandwidth) is attenuated @20dB/decade.

Noise in the PLL loop

This contribution again can be caused by the following sources:

- Device noise of the circuit in the PLL
- Noise in supply and substrate.

Device noise of the circuit in the PLL

The long term jitter is inversely proportional to the bandwidth of the PLL: the wider is the loop bandwidth, the lower is the jitter due to noise in the loop. Besides, the long term jitter is practically independent on the multiplication factor.

The most noise sensitive circuit in the PLL circuit is definitively the VCO (Voltage Controlled Oscillator). There are two main sources of noise: thermal (random noise, frequency independent so practically white noise) and flicker (low frequency noise, 1/f). For the frequency characteristics of the VCO circuitry, the effect of the thermal noise results in a $1/f^2$ region in the output noise spectrum, while the flicker noise in a $1/f^3$. Assuming a noiseless PLL input and supposing that the VCO is dominated by its $1/f^2$ noise, the R.M.S. value of the accumulated jitter is *proportional to the square root of N*, where N is the number of clock periods within the considered time interval.

On the contrary, assuming again a noiseless PLL input and supposing that the VCO is dominated by its $1/f^3$ noise, the R.M.S. value of the accumulated jitter is *proportional to N*, where N is the number of clock periods within the considered time interval.

The jitter in the PLL loop can be modelized as dominated by the i1/f² noise for N smaller than a certain value depending on the PLL output frequency and on the bandwidth characteristics of loop. Above this first value, the jitter becomes dominated by the i1/f³ noise component. Lastly, for N greater than a second value of N, a saturation effect is evident, so the jitter does not grow anymore when considering a longer time interval (jitter stable increasing the number of clock periods N). The PLL loop acts as a high pass filter for any noise in the loop, with cutoff frequency equal to the bandwidth of the PLL. The saturation value corresponds to what has been called self referred long term jitter of the PLL. In *Figure 47* the maximum jitter trend versus the number of clock periods N (for some typical CPU frequencies) is reported: the curves represent the very worst case, computed taking into account all corners of temperature, power supply and process variations: the real jitter is always measured well below the given worst case values.

Noise in supply and substrate

Digital supply noise adds deterministic components to the PLL output jitter, independent on multiplication factor. Its effects is strongly reduced thanks to particular care used in the physical implementation and integration of the PLL module inside the device. Anyhow, the contribution of the digital noise to the global jitter is widely taken into account in the curves provided in *Figure 47*.






Figure 47. ST10F273M PLL jitter

24.8.10 PLL lock / unlock

During normal operation, if the PLL gets unlocked for any reason, an interrupt request to the CPU is generated, and the reference clock (oscillator) is automatically disconnected from the PLL input: in this way, the PLL goes into free-running mode, providing the system with a backup clock signal (free running frequency f_{free}). This feature allows to recover from a crystal failure occurrence without risking to go into an undefined configuration: The system is provided with a clock allowing the execution of the PLL unlock interrupt routine in a safe mode.

The path between reference clock and PLL input can be restored only by a hardware reset, or by a bidirectional software or watchdog reset event that forces the RSTIN pin low.

Note: The external RC circuit on RSTIN pin shall be properly sized in order to extend the duration of the low pulse to grant the PLL gets locked before the level at RSTIN pin is recognized high: bidirectional reset internally drives RSTIN pin low for just 1024 TCL (definitively not sufficient to get the PLL locked starting from free-running mode).

Symbol	Parameter	Conditions	Va	Unit	
Symbol	Parameter	Conditions	Min	Max	Unit
T _{PSUP}	PLL start-up time ⁽¹⁾	Stable V_{DD} and reference clock	-	300	
T _{LOCK}	PLL lock-in time	Stable V _{DD} and reference clock, starting from free-running mode	-	250	μs
T _{JIT}	Single period jitter ⁽¹⁾ (cycle to cycle = 2 TCL)	6 sigma time period variation (peak to peak)	-500	+500	ps

Table 64.	PLL characteristics	$(V_{DD} = 5V \pm 10\%)$, V _{SS} = 0V, T _A	= -40°C to +125°C)
-----------	---------------------	--------------------------	--	--------------------



Table 64. PLL characteristics ($V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^{\circ}C$ to +125°C) (continued)

Symbol	Parameter	Conditions	Va	Unit		
	Falameter	Conditions	Min	Max	Unit	
E	PLL free running frequency	Multiplication factors: 3, 4	250	2000	kHz	
F _{free}		Multiplication factors: 5, 8, 10	500	4000	КПZ	

1. Not 100% tested, guaranteed by design characterization.

24.8.11 Main oscillator specifications

 $_{DD}$ = 5V ± 10%, V_{SS} = 0V, T_A = -40 to +125°C

Table 65. Main oscillator characteristics

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min	Тур	Max	Unit
9 _m	Oscillator transconductance	-	8	17	35	mA/V
V _{OSC}	Oscillation amplitude ⁽¹⁾	Peak to peak		V _{DD} – 0.4	_	v
V _{AV}	Oscillation voltage level ⁽¹⁾	Sine wave middle	V _{DD} / 2 – 0.25		-	v
+	Oscillator start-up time ⁽¹⁾	Stable V _{DD} - crystal	_	3	4	
t _{STUP}		Stable V _{DD} - resonator		2	3	ms

1. Not 100% tested, guaranteed by design characterization.

Figure 48. Crystal oscillator and resonator connection diagram




Table 66.	Main oscillator negative resistance	(module)
-----------	-------------------------------------	----------

C _A =	12pF	15pF	18pF	22pF	27pF	33pF	39pF	47pF
4 MHz	460 Ω	550 Ω	675 Ω	800 Ω	840 Ω	1000 Ω	1180 Ω	1200 Ω
8 MHz	380 Ω	460 Ω	540 Ω	640 Ω	580 Ω	-	-	-
12 MHz	370 Ω	420 Ω	360 Ω	-	-	-	-	-



The given values of C_A do not include the stray capacitance of the package and of the printed circuit board: the negative resistance values are calculated assuming additional 5pF to the values in the table. The crystal shunt capacitance (C_0), the package and the stray capacitance between XTAL1 and XTAL2 pins is globally assumed equal to 4pF.

The external resistance between XTAL1 and XTAL2 is not necessary, since already present on the silicon.

24.8.12 32 kHz oscillator specifications

 $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40$ to $+125^{\circ}C$

Table 67.	32 kHz oscillator	characteristics

Symbol	Parameter	Conditions		Unit		
Symbol	Falameter	Conditions	Min	Тур	Max	Unit
<i>a</i>	Oscillator transconductance ⁽¹⁾	Start-up	20	31	50	μA/V
9 _{m32}		Normal run	8	17	30	μ / v v
V _{OSC32}	Oscillation amplitude ⁽²⁾	Peak to peak	0.5	1.0	2.4	V
V _{AV32}	Oscillation voltage level ⁽²⁾	Sine wave middle	0.7	0.9	1.2	v
t _{STUP32}	Oscillator start-up time ⁽²⁾	Stable V _{DD}	_	1	5	S

1. At power-on a high current biasing is applied for faster oscillation start-up. Once the oscillation is started, the current biasing is reduced to lower the power consumption of the system.

2. Not 100% tested, guaranteed by design characterization.

Figure 49. 32 kHz crystal oscillator connection diagram




Table 68. Minimum values of negative resistance (module) for 32 kHz oscilla

I	Frequency	C _A = 6pF	C _A = 12pF	C _A = 15pF	C _A = 18pF	C _A = 22pF	C _A = 27pF	C _A = 33pF
	32 kHz	-	-	-	-	150 kΩ	120 kΩ	90 kΩ

The given values of C_A do not include the stray capacitance of the package and of the printed circuit board: The negative resistance values are calculated assuming additional 5pF to the values in the table. The crystal shunt capacitance (C_0) and the package capacitance between XTAL3 and XTAL4 pins is globally assumed equal to 4pF. The external resistance between XTAL3 and XTAL4 is not necessary, since already present on the silicon.



Warning: Direct driving on XTAL3 pin is not supported. Always use a 32 kHz crystal oscillator.

24.8.13 External clock drive XTAL1

When Direct Drive configuration is selected during reset, it is possible to drive the CPU clock directly from the XTAL1 pin, without particular restrictions on the maximum frequency, since the on-chip oscillator amplifier is bypassed. The speed limit is imposed by internal logic that targets a maximum CPU frequency of 40 MHz.

In all other clock configurations (Direct Drive with Prescaler or PLL usage) the on-chip oscillator amplifier is not bypassed, so it determines the input clock speed limit. Then, when the on-chip oscillator is enabled it is forbidden to use any external clock source different from crystal or ceramic resonator.


Parameter	Symbol		Symbol			t drive = f _{XTAL}	pres	rive with caler : _{XTAL} / 2		usage _{XTAL} x F	Unit
			Min	Max	Min	Max	Min	Max			
XTAL1 period ⁽¹⁾⁽²⁾	t _{OSC}	SR	25	-	10	250	100	250			
High time ⁽³⁾	t ₁	SR	6	-	3	-	6	-			
Low time ⁽³⁾	t ₂	SR	6	-	3	-	6	-	ns		
Rise time ⁽³⁾	t ₃	SR	-	2	-	2	-	2			
Fall time ⁽³⁾	t ₄	SR	-	2	-	2	-	2			

Table 69. External clock drive XTAL1 timing

1. The minimum value for the XTAL1 signal period shall be considered as the theoretical minimum. The real minimum value depends on the duty cycle of the input clock signal.

- 2. 4 to 12 MHz is the input frequency range when using an external clock source. 40 MHz can be applied with an external clock source only when Direct Drive mode is selected: in this case, the oscillator amplifier is bypassed so it does not limit the input frequency.
- 3. The input clock signal must reach the defined levels V_{IL2} and V_{IH2}

Figure 50. External clock drive XTAL1



Note:

When Direct Drive is selected, an external clock source can be used to drive XTAL1. The maximum frequency of the external clock source depends on the duty cycle: when 40 MHz is used, 50% duty cycle shall be granted (low phase = high phase = 12.5ns); when for instance 20 MHz is used, a 25% duty cycle can be accepted (minimum phase, high or low, again equal to 12.5ns).

24.8.14 Memory cycle variables

The tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes how these variables are to be computed.

Table 70.	Memory	cvcle	variables
	Michiel y	0,010	Variabies

Description	Symbol	Values	
ALE Extension	t _A	TCL x [ALECTL]	
Memory Cycle Time wait states	t _C	2TCL x (15 - [MCTC])	
Memory Tri-stateTime	t _F	2TCL x (1 - [MTTC])	

24.8.15 External memory bus timing

The following sections present the External Memory Bus timings. The given values are computed for a maximum CPU clock of 40 MHz.

Note: All external memory bus timings and SSC timings reported in the following tables are based on design characterization and not fully tested in production.

24.8.16 Multiplexed bus

 V_{DD} = 5V ± 10%, V_{SS} = 0V, T_A = -40 to +125°C, CL = 50pF, ALE cycle time = 6 TCL + 2t_A + t_C + t_F (75ns at 40 MHz CPU clock without wait states)

Table 71.	Multiplexed bus timings	
-----------	-------------------------	--

Syn	nbol	Parameter	f _{CPU} = 40 MHz TCL = 12.5ns		Variable CPU clock 1/2 TCL = 1 to 40 MHz		Unit
			Min	Max	Min	Мах	
t ₅	CC	ALE high time	$4 + t_A$	_	TCL - 8.5 + t _A	_	ns
t ₆	СС	Address setup to ALE	1.5 + t _A	_	TCL - 11 + t _A	-	ns
t ₇	СС	Address hold after ALE	4 + t _A	-	TCL - 8.5 + t _A	_	ns
t ₈	сс	ALE falling edge to \overline{RD} , \overline{WR} (with RW-delay)	4 + t _A	-	TCL - 8.5 + t _A	-	ns
t ₉	сс	ALE falling edge to \overline{RD} , \overline{WR} (no RW-delay)	-8.5 + t _A	_	-8.5 + t _A	-	ns
t ₁₀	сс	Address float after \overline{RD} , \overline{WR} (with RW-delay)	-	6	-	6	ns
t ₁₁	сс	Address float after $\overline{\text{RD}}$, $\overline{\text{WR}}$ (no RW-delay)	-	18.5	-	TCL + 6	ns
t ₁₂	сс	RD, WR low time (with RW-delay)	15.5 + t _C	-	2TCL - 9.5 + t _C	-	ns
t ₁₃	сс	RD, WR low time (no RW-delay)	28 + t _C	_	3TCL - 9.5 + t _C	_	ns
t ₁₄	SR	RD to valid data in (with RW-delay)	-	6 + t _C	-	2TCL - 19 + t _C	ns



Sym	bol	Parameter		= 40 MHz . = 12.5ns	Variable CPU clock 1/2 TCL = 1 to 40 MHz		
			Min	Мах	Min	Мах	
t ₁₅	SR	RD to valid data in (no RW-delay)	_	18.5 + t _C	_	3TCL - 19 + t _C	ns
t ₁₆	SR	ALE low to valid data in	_	17.5 + t _A + t _C	-	3TCL - 20 + t _A + t _C	ns
t ₁₇	SR	Address/Unlatched \overline{CS} to valid data in	_	$20 + 2t_{A} + t_{C}$	-	4TCL - 30 + 2t _A + t _C	ns
t ₁₈	SR	Data hold after RD rising edge	0	-	0	-	ns
t ₁₉	SR	Data float after RD	_	16.5 + t _F	-	2TCL - 8.5 + t _F	ns
t ₂₂	сс	Data valid to WR	10 + t _C	-	2TCL - 15 + t _C	-	ns
t ₂₃	СС	Data hold after WR	4 + t _F	-	2TCL - 8.5 + t _F	-	ns
t ₂₅	СС	ALE rising edge after \overline{RD} , \overline{WR}	15 + t _F	-	2TCL - 10 + t _F	-	ns
t ₂₇	сс	Address/unlatched \overline{CS} hold after \overline{RD} , \overline{WR}	10 + t _F	-	2TCL - 15 + t _F	_	ns
t ₃₈	СС	ALE falling edge to latched $\overline{\text{CS}}$	-4 - t _A	10 - t _A	-4 - t _A	10 - t _A	ns
t ₃₉	SR	Latched $\overline{\text{CS}}$ low to valid data in	_	$16.5 + t_{C} + 2t_{A}$	_	3TCL - 21 + t _C + 2t _A	ns
t ₄₀	СС	Latched $\overline{\text{CS}}$ hold after $\overline{\text{RD}}$, $\overline{\text{WR}}$	27 + t _F	_	3TCL - 10.5 + t _F	_	ns
t ₄₂	сс	ALE fall. edge to RdCS, WrCS (with RW delay)	$7 + t_A$	-	TCL - 5.5 + t _A	-	ns
t ₄₃	сс	ALE fall. edge to RdCS, WrCS (no RW delay)	-5.5 + t _A	-	-5.5 + t _A	-	ns
t ₄₄	сс	Address float after RdCS, WrCS (with RW delay)	_	1.5	-	1.5	ns
t ₄₅	сс	Address float after RdCS, WrCS (no RW delay)	_	14	-	TCL + 1.5	ns
t ₄₆	SR	RdCS to Valid Data in (with RW delay)	_	4 + t _C	-	2TCL - 21 + t _C	ns
t ₄₇	SR	RdCS to Valid Data in (no RW delay)	_	16.5 + t _C	-	3TCL - 21 + t _C	ns
t ₄₈	сс	RdCS, WrCS Low Time (with RW delay)	15.5 + t _C	-	2TCL - 9.5 + t _C	_	ns
t ₄₉	сс	RdCS, WrCS Low Time (no RW delay)	28 + t _C	-	3TCL - 9.5 + t _C	-	ns
t ₅₀	СС	Data valid to WrCS	10 + t _C	-	2TCL - 15 + t _C	_	ns
t ₅₁	SR	Data hold after RdCS	0	-	0	_	ns
t ₅₂	SR	Data float after RdCS	_	16.5 + t _F	_	2TCL - 8.5 + t _F	ns

Table 71. Multiplexed bus timings (continued)



Table 71.	Multiplexed	bus timings	(continued)
	manupiczea	bus unnigs	(continued)

Symbol	Parameter	f _{CPU} = 40 MHz TCL = 12.5ns		Variable CPU clock 1/2 TCL = 1 to 40 MHz		Unit
		Min	Max	Min	Max	
t ₅₄ CC	Address hold after RdCS, WrCS	6 + t _F	-	2TCL - 19 + t _F	_	ns
t ₅₆ CC	Data hold after WrCS	6 + t _F	-	2TCL - 19 + t _F	-	ns






Figure 51. External memory cycle: Multiplexed bus, with/without read/write delay, normal ALE






Figure 52. External memory cycle: Multiplexed bus, with/without read/write delay, extended ALE

57




Figure 53. External memory cycle: Multiplexed bus, with/without r/w delay, normal ALE, r/w CS






Figure 54. External memory cycle: Multiplexed bus, with/without r/w delay, extended ALE, r/w CS

57

24.8.17 Demultiplexed bus

 V_{DD} = 5V ± 10%, V_{SS} = 0V, T_A = -40 to +125°C, CL = 50pF, ALE cycle time = 4 TCL + $2t_A$ + t_C + t_F (50ns at 40 MHz CPU clock without wait states).

Sym	nbol	Parameter		40 MHz 12.5ns	Variable CPU Clock 1/2 TCL = 1 to 40 MHz			
			Min	Мах	Min	Мах		
t ₅	СС	ALE high time	$4 + t_A$	_	TCL - 8.5 + t _A	_	ns	
t ₆	СС	Address setup to ALE	1.5 + t _A	-	TCL - 11 + t _A	-	ns	
t ₈₀	сс	Address/Unlatched CS setup to RD, WR (with RW-delay)	12.5 + 2t _A	_	2TCL - 12.5 + 2t _A	_	ns	
t ₈₁	сс	Address/Unlatched CS setup to RD, WR (no RW-delay)	0.5 + 2t _A	_	TCL - 12 + 2t _A	-	ns	
t ₁₂	сс	RD, WR low time (with RW-delay)	15.5 + t _C	-	2TCL - 9.5 + t _C	-	ns	
t ₁₃	сс	RD, WR low time (no RW-delay)	28 + t _C	-	3TCL - 9.5 + t _C	_	ns	
t ₁₄	SR	RD to valid data in (with RW-delay)	-	6 + t _C	-	2TCL - 19 + t _C	ns	
t ₁₅	SR	RD to valid data in (no RW-delay)	-	18.5 + t _C	_	3TCL - 19 + t _C	ns	
t ₁₆	SR	ALE low to valid data in	-	$17.5 + t_A + t_C$	-	$3TCL - 20 + t_A + t_C$	ns	
t ₁₇	SR	Address/Unlatched \overline{CS} to valid data in	-	$20 + 2t_{A} + t_{C}$	-	4TCL - 30 + 2t _A + t _C	ns	
t ₁₈	SR	Data hold after RD rising edge	0	_	0	-	ns	
t ₂₀	SR	Data float after RD rising edge (with RW-delay) ⁽¹⁾	-	16.5 + t _F	_	2TCL - 8.5 + t _F + 2t _A	ns	
t ₂₁	SR	Data float after RD rising edge (no RW-delay) ⁽¹⁾	_	4 + t _F	_	TCL - 8.5 + t _F + 2t _A	ns	
t ₂₂	СС	Data valid to WR	10 + t _C	_	2TCL - 15 + t _C	_	ns	
t ₂₄	СС	Data hold after WR	4 + t _F	_	TCL - 8.5 + t _F	_	ns	
t ₂₆	сс	ALE rising edge after \overline{RD} , \overline{WR}	-10 + t _F	-	-10 + t _F	_	ns	
t ₂₈	сс	Address/Unlatched \overline{CS} hold after \overline{RD} , \overline{WR} ⁽²⁾	0 + t _F	-	0 + t _F	-	ns	
t _{28h}	сс	Address/Unlatched CS hold after WRH	-5 + t _F	-	-5 + t _F	_	ns	
t ₃₈	сс	ALE falling edge to Latched \overline{CS}	-4 - t _A	6 - t _A	-4 - t _A	6 - t _A	ns	



Syn	nbol	Parameter		40 MHz 12.5ns	Variable CPU Clock 1/2 TCL = 1 to 40 MHz		
			Min	Мах	Min	Мах	
t ₃₉	SR	Latched CS low to Valid Data in	-	$16.5 + t_{\rm C} + 2t_{\rm A}$	-	3TCL - 21 + t _C + 2t _A	ns
t ₄₁	сс	Latched \overline{CS} hold after \overline{RD} , \overline{WR}	2 + t _F	-	TCL - 10.5 + t _F	_	ns
t ₈₂	сс	Address setup to RdCS, WrCS (with RW-delay)	14 + 2t _A	-	2TCL - 11 + 2t _A	-	ns
t ₈₃	сс	Address setup to RdCS, WrCS (no RW-delay)	$2 + 2t_{A}$	-	TCL - 10.5 + 2t _A	-	ns
t ₄₆	SR	RdCS to Valid Data in (with RW-delay)	-	4 + t _C	-	2TCL - 21 + t _C	ns
t ₄₇	SR	RdCS to Valid Data in (no RW-delay)	_	16.5 + t _C	_	3TCL - 21 + t _C	ns
t ₄₈	сс	RdCS, WrCS Low Time (with RW-delay)	15.5 + t _C	-	2TCL - 9.5 + t _C	-	ns
t ₄₉	сс	RdCS, WrCS Low Time (no RW-delay)	28 + t _C	-	3TCL - 9.5 + t _C	_	ns
t ₅₀	CC	Data valid to WrCS	10 + t _C	_	2TCL - 15 + t _C	_	ns
t ₅₁	SR	Data hold after RdCS	0	_	0	_	ns
t ₅₃	SR	Data float after RdCS (with RW-delay)	-	16.5 + t _F	_	2TCL - 8.5 + t _F	ns
t ₆₈	SR	Data float after RdCS (no RW-delay)	-	4 + t _F	-	TCL - 8.5 + t _F	ns
t ₅₅	сс	Address hold after RdCS, WrCS	-8.5 + t _F	-	-8.5 + t _F	_	ns
t ₅₇	CC	Data hold after WrCS	2 + t _F	_	TCL - 10.5 + t _F	_	ns

Table 72. Demultiplexed bus timings (continued)

1. RW-delay and t_A refer to the next following bus cycle

2. Read data are latched with the same clock edge that triggers the address change and the rising RD edge. Therefore address changes before the end of RD have no impact on read cycles.






Figure 55. External memory cycle: Demultiplexed bus, with/without r/w delay, normal ALE






Figure 56. External memory cycle: Demultiplexed bus, with/without r/w delay, extended ALE






Figure 57. External memory cycle: Demultipl. bus, with/without r/w delay, normal ALE, r/w CS






Figure 58. External memory cycle: Demultiplexed bus, without r/w delay, extended ALE, r/w CS



24.8.18 CLKOUT and READY

 V_{DD} = 5V \pm 10%, V_{SS} = 0V, T_A = -40 to + 125°C, CL = 50pF

Table 73. CLKOUT and READY timings

Syn	nbol	Parameter	f _{CPU} = 40 MHz TCL = 12.5ns		Variable CPU clock 1/2 TCL = 1 to 40 MHz		Unit
			Min	Мах	Min	Max	
t ₂₉	CC	CLKOUT cycle time	25	25	2TCL	2TCL	
t ₃₀	СС	CLKOUT high time	9	-	TCL – 3.5	-	
t ₃₁	СС	CLKOUT low time	10	-	TCL – 2.5	-	
t ₃₂	СС	CLKOUT rise time	-	4	-	4	
t ₃₃	CC	CLKOUT fall time	-	4	-	4	
t ₃₄	сс	CLKOUT rising edge to ALE falling edge	$-2 + t_{A}$	8 + t _A	– 2 + t _A	8 + t _A	
t ₃₅	SR	Synchronous READY setup time to CLKOUT	17	-	17	-	
t ₃₆	SR	Synchronous READY hold time after CLKOUT	2	-	2	-	ns
t ₃₇	SR	Asynchronous READY low time	35	-	2TCL + 10	-	
t ₅₈	SR	Asynchronous READY setup time ⁽¹⁾	17	-	17	-	
t ₅₉	SR	Asynchronous READY hold time ⁽¹⁾	2	-	2	-	
t ₆₀	SR	Async. <u>READY</u> hold time after RD, WR high (Demultiplexed bus) ⁽²⁾	0	$2t_A + t_C + t_F$	0	$2t_A + t_C + t_F$	

1. These timings are given for characterization purposes only, in order to assure recognition at a specific clock edge.

 Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This adds even more time for deactivating READY. 2t_A and t_C refer to the next following bus cycle, t_F refers to the current bus cycle.






Figure 59. CLKOUT and READY

1. Cycle as programmed, including MCTC wait states (Example shows 0 MCTC WS).

- 2. The leading edge of the respective command depends on RW-delay.
- 3. READY sampled HIGH at this sampling point generates a READY controlled wait state, READY sampled LOW at this sampling point terminates the currently running bus cycle.
- 4. READY may be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR).
- If the Asynchronous READY signal does not fulfill the indicated setup and hold times with respect to CLKOUT (for example, because CLKOUT is not enabled), it must fulfill t₃₇ in order to be safely synchronized. This is guaranteed, if READY is removed in response to the command (see Note 4).
- Multiplexed bus modes have a MUX wait state added after a bus cycle, and an additional MTTC wait state may be inserted here.
 For a multiplexed bus with MTTC wait state this delay is two CLKOUT cycles, for a demultiplexed bus

For a multiplexed bus with MTTC wait state this delay is two CLKOUT cycles, for a demultiplexed bus without MTTC wait state this delay is zero.

7. The next external bus cycle may start here.

24.8.19 External bus arbitration

 $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40$ to $+125^{\circ}C$, $C_L = 50pF$

Table 74.	External bus arbitration timings	
-----------	----------------------------------	--

Symbol		Parameter	f _{CPU} = 40 MHz TCL = 12.5ns		Variable CPU clock 1/2 TCL = 1 to 40 MHz		Unit
			Min	Max	Min	Max	
t ₆₁	SR	HOLD input setup time to CLKOUT	18.5	_	18.5	-	ns
t ₆₂	сс	CLKOUT to HLDA high or BREQ low delay	_	12.5	-	12.5	ns
t ₆₃	сс	CLKOUT to HLDA low or BREQ high delay	_	12.5	-	12.5	ns




Symbol	Parameter	f _{CPU} = 40 MHz TCL = 12.5ns		Variable CPU clock 1/2 TCL = 1 to 40 MHz		Unit
		Min	Max	Min	Max	
t ₆₄ CC	CSx release ⁽¹⁾	_	20	_	20	ns
t ₆₅ CC	CSx drive	-4	15	-4	15	ns
t ₆₆ CC	Other signals release ⁽¹⁾	_	20	_	20	ns
t ₆₇ CC	Other signals drive	-4	15	-4	15	ns

Table 74. External bus arbitration timings (continued)

1. Partially tested, guaranteed by design characterization





1. The ST10F273M will complete the currently running bus cycle before granting bus access.

2. This is the first possibility for $\overline{\mathsf{BREQ}}$ to become active.

3. The $\overline{\text{CS}}$ outputs will be resistive high (pull-up) after t₆₄.






Figure 61. External bus arbitration (regaining the bus)

 This is the last chance for BREQ to trigger the indicated regain-sequence. Even if BREQ is activated earlier, the regain-sequence is initiated by HOLD going high. Please note that HOLD may also be deactivated without the ST10F273M requesting the bus.

2. The next ST10F273M driven bus cycle may start here.



24.8.20 High-speed synchronous serial interface (SSC) timing

Master mode

 V_{DD} = 5V ±10%, V_{SS} = 0V, T_A = -40 to +125°C, C_L = 50pF

Table 75. SSC master mode timings

Sym	bol	Parameter	Max. baudrate 6.6Mbaud ⁽¹⁾ @f _{CPU} = 40 MHz (<sscbr> = 0002h)</sscbr>		Variable baudrate (<sscbr> = 0001h - FFFFh)</sscbr>		Unit
			Min	Max	Min	Мах	
t ₃₀₀	СС	SSC clock cycle time ⁽²⁾	150	150	8TCL	262144 TCL	
t ₃₀₁	СС	SSC clock high time	63	_	t ₃₀₀ / 2 - 12	_	
t ₃₀₂	СС	SSC clock low time	63	-	t ₃₀₀ / 2 - 12	-	
t ₃₀₃	СС	SSC clock rise time	-	10	-	10	
t ₃₀₄	СС	SSC clock fall time	-	10	-	10	
t ₃₀₅	СС	Write data valid after shift edge	-	15	-	15	
t ₃₀₆	СС	Write data hold after shift $edge^{(3)}$	-2	_	-2	_	
t _{307p}	SR	Read data setup time before latch edge, phase error detection on (SSCPEN = 1)	37.5	_	2TCL + 12.5	_	ns
t _{308p}	SR	Read data hold time after latch edge, phase error detection on (SSCPEN = 1)	50	_	4TCL	_	
t ₃₀₇	SR	Read data setup time before latch edge, phase error detection off (SSCPEN = 0)	25	_	2TCL	-	
t ₃₀₈	SR	Read data hold time after latch edge, phase error detection off (SSCPEN = 0)	0	-	0	_	

1. When 40 MHz CPU clock is used the maximum baudrate cannot be higher than 6.6Mbaud (<SSCBR> = '2h') due to the limited granularity of <SSCBR>. Value '1h' for <SSCBR> can be used only with CPU clock equal to (or lower than) 32 MHz.

 Formula for SSC Clock Cycle time: t₃₀₀ = 4 TCL x (<SSCBR> + 1) Where <SSCBR> represents the content of the SSC Baudrate register, taken as unsigned 16-bit integer. Minimum limit allowed for t₃₀₀ is 125ns (corresponding to 6.6Mbaud)

3. Partially tested, guaranteed by design characterization






Figure 62. SSC master timing

 The phase and polarity of shift and latch edge of SCLK is programmable. This figure uses the leading clock edge as shift edge (drawn in bold), with latch on trailing edge (SSCPH = 0b), Idle clock line is low, leading clock edge is low-to-high transition (SSCPO = 0b).

2. The bit timing is repeated for all bits to be transmitted or received.

Slave mode

 V_{DD} = 5V ±10%, V_{SS} = 0V, T_A = -40 to +125°C, C_L = 50pF

Symbol		Parameter	Max. baudrate 6.6 Mbaud ⁽¹⁾ @ f _{CPU} = 40 MHz (<sscbr> = 0002h) Variable ba (<sscbr> = 000</sscbr></sscbr>			Unit	
			Min	Мах	Min	Мах	
t ₃₁₀	SR	SSC clock cycle time ⁽²⁾	150	150	8TCL	262144 TCL	ns
t ₃₁₁	SR	SSC clock high time	63	-	t ₃₁₀ / 2 – 12	_	ns
t ₃₁₂	SR	SSC clock low time	63	-	t ₃₁₀ / 2 – 12	-	ns
t ₃₁₃	SR	SSC clock rise time	-	10	-	10	ns
t ₃₁₄	SR	SSC clock fall time	-	10	_	10	ns
t ₃₁₅	СС	Write data valid after shift edge	-	55	-	2TCL + 30	ns
t ₃₁₆	СС	Write data hold after shift edge	0	-	0	-	ns
t _{317p}	SR	Read data setup time before latch edge, phase error detection on (SSCPEN = 1)	62	-	4TCL + 12	-	ns
t _{318p}	SR	Read data hold time after latch edge, phase error detection on (SSCPEN = 1)	87	-	6TCL + 12	_	ns

Table 76. SSC slave mode timings



Symbol		Parameter	Max. baudrate 6.6 Mbaud ⁽¹⁾ @ f _{CPU} = 40 MHz (<sscbr> = 0002h) Variable baudra (<sscbr> = 0001h -</sscbr></sscbr>			Unit	
			Min	Max	Min	Мах	
t ₃₁₇	SR	Read data setup time before latch edge, phase error detection off (SSCPEN = 0)	6	-	6	_	ns
t ₃₁₈	SR	Read data hold time after latch edge, phase error detection off (SSCPEN = 0)	31	-	2TCL + 6	-	ns

Table 76. SSC slave mode timings (continued)

 When 40 MHz CPU clock is used the maximum baudrate cannot be higher than 6.6Mbaud (<SSCBR> = '2h') due to the limited granularity of <SSCBR>. Value '1h' for <SSCBR> may be used only with CPU clock lower than 32 MHz (after checking that resulting timings are suitable for the master).

2. Formula for SSC Clock Cycle time: $t_{310} = 4 \text{ TCL} * (<\text{SSCBR} + 1)$ Where <SSCBR> represents the content of the SSC Baudrate register, taken as unsigned 16-bit integer. Minimum limit allowed for t_{310} is 150ns (corresponding to 6.6Mbaud).




Figure 63. SSC slave timing

1. The phase and polarity of shift and latch edge of SCLK is programmable. This figure uses the leading clock edge as shift edge (drawn in bold), with latch on trailing edge (SSCPH = 0b), Idle clock line is low, leading clock edge is low-to-high transition (SSCPO = 0b).

2. The bit timing is repeated for all bits to be transmitted or received.



25 Package information

25.1 ECOPACK[®]

In accordance with the RoHS European directive, all STMicroelectronics packages have been converted to lead-free technology, named ECOPACK[®].

ECOPACK[®] packages have a lead-free second level interconnect. The category of Second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK[®] specifications are available at www.st.com.

25.2 Mechanical data and package dimensions

Package mechanical data and dimensions are detailed on the following pages.






Figure 64. PQFP144 mechanical data and package dimensions






Figure 65. LQFP144 mechanical data and package dimensions

179/182



26 Ordering information

Table 77. Order codes

Order code	Package	Packing	Temperature range	CPU frequency range	
ST10F273M-4Q3	PQFP144	Tray			
ST10F273M-4QR3		Tape and reel	-40 to +125°C	1 to 40 MHz	
ST10F273M-4T3	LQFP144	Tray	-40 10 + 125 C	1 to 40 101 12	
ST10F273M-4TR3	LQFF 144	Tape and reel			



27 Revision history

Date	Revision	Changes				
03-May-2007	1	Initial release				
02-Jul-2007	2	Changed document status from Preliminary Data to Datasheet Section 4: Memory organization on page 21: - changed size of BOTF from 8 to 4Kbytes - removed 'Flash Temporary Unprotection' from X-Miscellaneous features Table 2: Summary of IFlash address range on page 21: Changed size of BOTF from 8 to 4Kbytes Figure 6: Flash structure on page 27: Changed Test-Flash size from 8 to 4Kbytes Table 5: Flash module sectorization (write operations, or ROMS1 = '1') on page 29: Changed BOTF address and size (8 to 4Kbytes) Section 14: A/D converter on page 71: Replaced '40.630 CPU clock cycles' with '40630 CPU clock cycles' in end of section Section 21.1: Idle mode on page 108: Made minor text changes Section 21.2: Power-down mode on page 108: Made minor text changes Table 57: DC characteristics on page 131: - changed max value and unit for I _{PD1} from 1mA to 150µA - changed test conditions and max values for I _{SB2} - changed footnote link for symbol I _{P0L} Table 58: Flash characteristics on page 136: - modified Bank 0 program parameter and values - removed Bank 1 erase p				

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

